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ABSTRACT
With the aggressive scaling of MOS devices hot carrier degradation continues to be a major
reliability concern. The LDD technologies, which have been used to minimise the hot carrier
damage in MOS devices, suffer from the spacer damage causing the drain series resistance
degradation, along with the channel mobility degradation. Therefore, in order to optimise the
performance and reliability of these technologies it is necessary to quantify the roles of spacer
and channel damages in determining their degradation behaviour. In this thesis the hot carrier
degradation behaviour of different generations of graded drain (lightly doped, mildly doped
and highly doped) n-MOS technologies, designed for 5V, 3V and 2V operation is
investigated. The stress time beginning from microseconds is investigated to study how the
damage initiates and evolves over time. A technology dependent two-stage degradation
behaviour in the measured transconductance with an early stage deviating from
conventionally observed power law behaviour is reported. A methodology based on
conventional extraction procedure using the L-array method is first developed to analyse the
drain series resistance and the mobility degradation. For 5V technologies the analysis of the
damage using this methodology shows a two-stage drain series resistance degradation with
early stage lasting about lOOms. However, it is seen that the conventional series resistance
and mobility degradation methodology fails to satisfactorily predict degradation behaviour of
3V and 2V technologies, resulting in unphysical decreasing extracted series resistance. It is
shown that after the hot carrier stress a change in the universal mobility behaviour for
channel lengths approaching quarter micron regime has a significant effect on the parameter
extraction. A modified universal mobility model incorporating the effect of the interface
charge is developed using the FN stress experiments. A new generalised extraction
methodology modelling hot carrier stressed device as series combination of undamaged and
damaged channel regions, along with the series source drain resistance is developed,
incorporating the modified universal model in the damaged channel region. The new
methodology has the advantage of being single device based and serves as an effective tool in
evaluating. the roles of series resistance and mobility degradations for technology
qualification. This is especially true for the deep submicron regime where the conventional
extraction procedures are not applicable. Further, the new extraction method has the potential
of being integrated into commercial device simulation tools, to accurately analyse the device
degradation behaviour in deep submicron regime.
VI
CHAPTER!
INTRODUCTION
1.1 Overview
The continued growth in VLSI industry has followed from the ability to shrink the device
dimensions enabling faster circuit speed, lower power dissipation and higher packing density.
This has been made possible by CMOS "scaling" together with the advances in device
manufacturing technology. The most commonly followed scaling rules proposed by Dennard
et. al. [1] are based on the "constant field scaling" premise. Under this scheme, both device
(active and passive) dimensions and operating voltages are reduced maintaining constant
field in both scaled and unsealed devices. However, in practice, due to non-scaling effects
associated with threshold voltage, subthreshold swing, depletion layer width and need to have
standardised operating voltages (e.g. 5V, 3V, 2V etc.), non-constant field or so called
"generalised" scaling has been used [2]. This has resulted in device operating voltages higher
than the limit set by constant field scaling and consequently the electric field in the device has
gradually increased over successive generation of technologies. This is illustrated in Fig. 1.1,
which shows the peak electric field obtained using 2D device simulator MEDICI [3) as a
function of operating voltage for different technologies studied in this work (c. f. Table 4.1).
In Fig. 1.1 the channel lengths of the corresponding technologies are also shown. The
increase of the electric field in the device with scaling, despite the reduction of the operating
voltages, highlights the breakdown of constant field scaling and the consequent concern for
the hot carrier generation.
As the electric field in the device exceeds the field corresponding to carrier velocity
saturation (-4-5x l04Vfcm) carrier heating takes place, causing hot carrier generation
detrimental to device reliability. The hot carrier degradation in a device results when, under
the influence of high electric field in the device, the carriers (electrons and holes) in the
channel (largely in the pinchoff) region gain sufficient energy to overcome the barrier
between silicon and oxide and get injected into oxide. Once injected into oxide these so-
called "hot carriers" create damage in the form of interface states and trapped charge in the
oxide layer, which slowly degrade device parameters like threshold voltage, transconductance
[4], [5J. This shift in device parameters alters the device characteristics (transfer and output)
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and leads to deterioration in the circuit performance causing serious reliability concern. Two
basic underlying causes of degradation of device characteristics are: a) shift in the f1atband
voltage due to presence of the generated charge in the oxide layer, which reflects as shift in
the threshold voltage, and b) reduction in the carrier mobility due to the Coulomb scattering
by the oxide charge [5]-[6].
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Fig. 1.1 Shows peak electric field and device channel lengths as function of the operating voltage for
the technologies studied in this work.
It was recognised in late 1970s that hot carrier degradation can pose limit to device scaling
beyond lum regime, if the causes leading to their generation are not addressed [7]. Since then
the study of hot carrier degradation has became an important issue switching from topic of
mere academic concern to an issue affecting the performance and reliability of the state of the
art device technologies.
The experimental procedure for the evaluation of the reliability of any device technology is
well established after accelerated electrical stress for fairly long times (varying from 103_104
seconds or more). The degradation in the maximum transconductance or threshold voltage is
plotted against time on a log-log scale [4], [5]. This behaviour defined by a power law
expression (At") allows the extraction of device lifetime defined as the stress time
corresponding to 5-10% shift in the chosen device parameter. This method has been
extensively used in the industry for device reliability prediction. Conventionally, the slope of
this plot is also considered to be indicative of the degradation mechanism, with slopes greater
2
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than or equal to 0.5 corresponding to interface state generation and slopes in the range of 0.2-
0.3 corresponding to electron trapping [5], [8].
As pointed out above the concern for the hot carrier reliability first became serious when
channel lengths were scaled to 1urn regime. It was soon realised that conventional 5V n+
drain technologies could no longer meet hot carrier reliability requirement [9]. This lead to a
need for new device designs addressing the limitation posed by hot carriers [10], [11]. Since
high electric field in the drain region of a device is the driving force behind hot carrier
generation, efforts have been concentrated on reduction of channel electric field in the device
so that hot carrier degradation can be kept with in tolerable limits. In this respect the
introduction of lightly doped drain (LOO) or graded drain devices in general achieve a major
breakthrough in the reduction of hot carrier generation [10]. This approach, often referred to
as "drain engineering" relies on spreading the voltage dropped in the pinchoff region over
wider region extending into the drain thus reducing the electric field by using low drain
doping in the drain drift region instead of conventional n+ drain doping profile. In addition
the specially tailored drain engineering profiles also allow the control of the location of the
hot carrier generation to minimise the hot carrier injections into oxide layer [12], [13].
With aggressive scaling of CMOS technologies, the challenges on process design are
becoming increasingly complex. High-speed technologies require immunity from short
channel effects, thinner gate dielectrics, higher channel doping and optimum drain engineered
structures with high immunity to hot carrier damage. In this contest, MOSFET scaling with
conventional LOO structure is also fast approaching its performance limits. This is because of
serious limitations placed on the increasing parasitic source/drain series resistance from
shallow LOO regions, which reduces the maximum drive capability. Further, during
optimisation of an LOO structure, any increase in doping causes a contlict due to the
accompanying increase in the peak electric field and thereby hot carrier related damage.
Process development of sub-half micron technologies therefore requires a fine balance to be
maintained between the circuit performance and its reliability.
Despite the number of advantages the "drain engineered" technologies offer over
conventional devices; they do have some limitations. One of the major drawback of these
technologies has been the problem associated with the series resistance increase. The problem
arises because of the Jack of gate control over current conduction in the spacer region and
3
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consequent increased susceptibility of series resistance to damage in spacer oxide [14]. The
conventional long term accelerated ageing lifetime plots discussed above provide little or no
information as to the specific roles of various process parameters such as spacer geometry
and implantation dose, energy or angle on the hot carrier degradation behaviour.
Furthermore, accurate dependence of the circuit performance itself on these process
variations also becomes increasingly complex because of difficulties associated with
extraction of MOSFET parameters at small gate geometries and the validity of conventional
equations to describe the MOS I-V characteristics after hot carrier stress. This has led to need
for developing new methods of characterisation and study the hot carrier degradation of LOO
devices. In the past decade lot of effort has been devoted to understanding the degradation
behaviour ofLOO MOSFETs [14]-[19]. These studies have focussed on the time evolution of
degradation behaviour of these technologies, their impact on conventional lifetime prediction
and mechanism of degradation in LOO technologies.
1.2 Motivation and Objectives
The studies have shown that degradation of LOO technologies show markedly different
behaviour than observed for the conventional technologies [15], [16], [18], [19]. It has been
reported that degradation in these technologies show two stage saturating behaviour [15].
This has been explained on the basis of increase in drain series resistance due to damage in
spacer region, along with the damage in channel region causing mobility degradation as in
conventional technologies. The saturating nature of degradation is attributed to saturating
nature of the damage in spacer region. The study of series resistance degradation using
conventional extraction methods based on devices of different channel lengths belonging to
the same technology, the so called "L-Array" method, [20], [21] have indeed confirmed this
conclusion [17], [18], [22].
The majority of the work in the literature has focussed on generation of LOO technologies in
0.5-1J!m regime, mostly 5V as standard operating voltage [15]-[ 19]. But as the technologies
are scaled to sub-half micron regime, the operating voltages have to be reduced from 5V
standard to 3V, 2V and lower to meet the hot carrier reliability requirements and more
complex drain engineered structures have been implemented [12], [13]. There are two main
issues where current knowledge and understanding of degradation behaviour in these
technologies is limited:
4
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1. Although the long term d. c. hot carrier degradation of LDD MOSFETs has been widely
reported, there is a significant lack of knowledge about the d. c. degradation behaviour for
short stress time scales (early stage). Studying early stage degradation behaviour is
important since under normal operation it is likely that the device will suffer from this
type of damage within very short span of operation thus affecting its lifetime. Further for
LDD MOSFETs, understanding the mechanisms of hot carrier degradation in the oxide
spacer region of LDD MOSFETs is an important aspect of device reliability and process
design.
2. In the design of any LDD technology the hot carrier performance is a fine balance
between series resistance increase due to damage in the spacer region and channel
mobility decrease due to damage in the channel region [14]. Thus for a particular
technology roles of spacer and channel damage need to be quantitatively accessed. There
have been studies reported in the literature to quantify these roles [5], [17], [18], [22],
[23] using series resistance and mobility extraction methods. But these techniques have
limited application in studying channel and spacer degradation behaviours in deep sub-
micron regime as these techniques: a) do not fully consider the effect of channel damage
on mobility behaviour and b) the effect of scaling on degradation behaviour of device
parameters like threshold voltage. These limitations have pronounced effect on
characterisation of spacer and channel degradation through series resistance and mobility
degradation in sub-half micron regime. Thus there is a need for a new approach for
quantifying roles of channel and spacer damages in these technologies along with the
need for understanding the effect of scaling on degradation behaviour associated with
series resistance and channel mobility.
In this thesis, problems relating to spacer and channel damages highlighted above in different
technology generations are studied. The main objectives of this work are:
1. To study the evolution of degradation behaviour LDD technologies with stress time scales
beginning from microseconds
2. To identify the roles of spacer and channel damages in determining the degradation
behaviour.
3. A study of the mechanisms of spacer degradation.
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4. To develop a consistent methodology for the separation of spacer and channel
degradations using series resistance and mobility extraction and study the impact of
scaling on channel and spacer degradation behaviour.
1.3 Major Outcomes of this Work
1. A new early stage hot carrier degradation behaviour of graded drain n-MOS
technologies, showing deviation from conventional power law behaviour is reported.
It is seen that, compared to the single power law degradation widely reported in the
literature, the hot carrier degradation in these technologies progresses in two stages
with an early stage dominated by the damage in the spacer region, leading drain series
resistance increase.
2. The problem of drain series resistance and channel mobility degradation caused by
hot carrier stress is extensively studied. It is shown that extraction of series resistance
and mobility degradation based on the conventional extraction method has a limited
application to the cases where hot carrier damage in the device is small, as is the case
long channel devices.
3. A modified universal mobility model considering effect of interface charge on model
parameters is developed. It is shown that for channel lengths in quarter micron regime
the channel damage leads to a deviation in the universal mobility behaviour, which is
not taken into account in the conventional extraction methods.
4. A new generalised extraction methodology for drain series and mobility degradation
is developed in this work, which overcomes shortcomings of the exiting methods.
This methodology is a more accurate treatment of the hot carrier damage device
considering separate models for damaged and undamaged regions. It incorporates the
deviation in the universal model in the localised region of the hot carrier damage and
successfully addresses the problems associated exiting methods.
1.4 Organisation of this Thesis
Chapter 2 reviews basic operational principles of MOS devices. The current conduction
models for the device under different regions of operation are presented. A discussion of
short channel effects like effective mobility, velocity saturation on device equations is then
presented.
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Chapter 3 reviews hot carrier degradation mechanisms in n-MOS devices. The hot carrier
generation and device degradation are first presented, followed by a review of lifetime
prediction methodologies. The need for lightly doped drains is discussed, highlighting the
benefits of these technologies in reducing hot carrier generation and lifetime improvements.
The disadvantages of the lightly drain technologies are discussed further, stressing the need
for characterisation of different degradation mechanisms associated with these technologies
in deep submicron regime.
Chapter 4 of this thesis covers the experimental techniques used in this work to stress and
characterise both the short and long term degradation behaviours. The different
characterisation methods used to analyse the degradation behaviour are also presented. The
structural details of device technologies used in the study are also given in this Chapter.
Chapter 5 presents experimental results of degradation behaviour of the 5V, 3V and 2V
technologies. It demonstrates existence of device dependent early stage degradation
behaviour. A qualitative model to explain degradation behaviour based on damage in spacer
region and channel region is presented.
Chapter 6 focuses on detailed analysis of degradation behaviour of 5V technologies. A
methodology to extract the degradation of drain series resistance and mobility is first
developed and then applied to the degradation behaviour of these technologies. The results
clearly distinguish the degradation of series resistance associated with the spacer damage and
various stages of the damage in the spacer region. The nature of the damage in the spacer
region is analysed by alternate stress experiments and charge pumping measurements. The
causes of saturating behaviour of spacer degradation are discussed in the end.
In Chapter 7 the failure of conventional series resistance and mobility extraction
methodology (developed in Chapter 6) for extraction of parameter degradation behaviour in
3V and 2V technologies is demonstrated. It is seen that for channel length approaching
quarter-micron regime as result of nonscaJing nature of the hot carrier damage in the channel
region leads to the deviation in universal mobility model. Thus, the universal model assumed
to be constant in the conventional extraction methodology is no longer valid after hot carrier
stress at very short channel lengths. This highlights the need to take into account the effect of
damage in the channel region on the universal mobility.
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Chapter 8 is devoted to the development of a modified universal model to take into
consideration the effect of the interface charge on universal mobility parameters. The FN
stress experiments are used to eliminate any spacer-related damage and study the effect of
interface charge on universal mobility behaviour.
Chapter 9 presents a new generalised extraction methodology for parameter extraction after
hot carrier stress. This methodology takes into account the modified universal mobility model
developed in Chapter 8 and successfully addresses the problems encountered with
conventional extraction procedure of Chapter 6. The new methodology is validated both by
good fit between calculated and extracted parameters like transconductance, threshold
voltage and consistent degradation behaviour obtained for different technologies.
Chapter 10 summarises major outcomes of this study along with the suggestion future the
work.
8
Chapter I: Introduction
References
[1] R. H. Dennard, F. H. Gaensslen, H. N. Yu, V. L. Rideout, E. Bassous, and A. R.
LeBlanc, "Design of ion-implanted MOSFETs with Very Small Physical
Dimensions," IEEE 1. Solid-State Circuits, vol. 9, p. 256, 1974.
[2] G. Baccarani, M. R. Wordeman, and R. H. Dennard, "Generalised Scaling Theory and
its Applications to a lA Micrometer MOSFET Design," IEEE Trans. Electron Dev.,
vol. 31, p. 452, 1984.
[3] MEDICI, 2D device simulator, Avant!, 2000.
[4] c. Hu, S. C. Tam, r.c. Hsu, P.-K. Ko, T.- Y. Chan, and K. W. Terril, "Hot-Electron
Induced MOSFET Degradation-Model, Monitor, and Improvement," IEEE Trans.
Electron Devices, vol. 32, p. 375, 1985.
[5] P. Heremans, R. Bellens, G. Groeseneken and H. E. Maes, "Consistent Model for the
Hot-Carrier Degradation in n-Channel and p-Channel MOSFET's," IEEE Trans.
Electron Dev., vol. 35, p. 2194, 1988.
[6] F.-C. Hsu and S. Tam, "Relationship between MOSFET Degradation and Hot-
Electron-Induced Interface-Sate Generation," IEEE Electron Device Lett., vol. 5, p.
50,1984.
[7] T. H. Ning, P. W. Cook, R. H. Dennard, C. M. Osburn, S. E. Schuster, and H. N. Yu,
"1J.Ull MOSFET VLSI technology: Part Iv-Hot-electron design constraints," IEEE
Trans. Electron Dev., vol. 26, p. 346, 1979.
[8] B. Doyle, M. Bourcerie, I.-C. Marchetaux, and A. Boudou, "Interface State Creation
and Charge Trapping in Medium-to-high Gate Voltage (VdJ2 ~ Vg ~ Vd) during Hot-
Carrier Stressing of n-MOS Transistors," IEEE Trans. Electron Dev., vol. 37, p. 744,
1990.
[9] E. Takeda, H. Kume, Y. Nakagome, T. Makino, A. Shimizu, and S. Asai, "An As-
P(n+-n) Double Diffused Drain MOSFET for VLSIs," IEEE Trans. Electron Dev.,
vol. 30, p. 652, 1983.
[10] S. Ogura, P. 1. Chang, W. W. Walker, D. L. Critchlow, and 1. F. Shepard, "Design
and Characteristics of the Lighlty-Doped (LDD) Drain-Source Insulated Gate Field
Effect Transistor," IEEE Trans. Electron Dev., vol. 27, p. 1359, 1980.
[11] J. 1. Sanchez, K. K. Hsueh, and T. A. DeMassa, "Drain-Engineered Hot-Electron-
Resistant Device Structures: A Review," IEEE Trans. Electron Dev., vol. 36, p. 1125,
1989.
[12] R. Bellens, P. Habas, G. Groeseneken, H. E. Maes, 1. P. Mieville, "Analysis and
Optimisation of the Hot Carrier Degradation Performance of 0.35um Fully
Overlapped LDD Devices," Proc. IEEE Reliab., Phys. Symp., p. 254, 1995.
9
Chapter 1: Introduction
[13] T. Hori, J. Hirase, Y. Odake, T. Yasui, "Deep-Submicrometer Large-Angel-Tilt
Implanted Drain (LA TID) Technology," IEEE Trans. Electron Devices, vol. 39, p.
2312,1992.
[14] F.-C. Hsu and H. R. Grinolds, "Structure-Enhanced MOSFET Degradation due to
Hot-Carrier Injection," IEEE Electron Dev. Lett., vol. 5, p. 71,1984.
[15] V. H. Chan and J. E. Chung, "Two-Stage Hot Carrier Degradation and its Impact on
Submicrometer LDD NMOSFET lifetime prediction," IEEE Trans. Electron Dev.,
vol. 42, p. 957, 1995.
[16] J. S. Goo, H. Shin, H. Hwang, D.-G. Kang and D.-H. Ju, "Physical Analysis for
saturation behaviour of hot-carrier degradation in lightly doped drain N-Channel
Metal-Oxide-Semiconductor Field Effect Transistors," Jpn. J. Appl. Phys. vol. 33,
part 1, no. IB, p. 606, Jan. 1994.
[17] Y. Pan, K. K. Ng and C. C. Wei, "Hot-carrier induced electron mobility and series
resistance degradation in LDD NMOSFET's," IEEE Electron Device Lett., vol. 15,
pp. 499-501, 1994.
[18] A. Raychaudhuri, M. J. Deen, W. S. Kwan, M. I. H. King, "Features and mechanisms
of the saturating hot-carrier degradation in LDD NMOSFET's," IEEE Trans. Electron
Dev., vol. 43, p. 1114, 1996.
[19] D. S. Ang and C. H. Ling, HA Unified Model for the Self-limiting Hot-Carrier
Degradation in LDD n-MOSFET's," IEEE Trans. Electron Devices, vol. 45, p. 149,
1998.
[20] J. G. 1. Chern, P. Chang, R. F. Motta, and N. Godinho. "A New Method to Determine
MOSFET Channel Length," IEEE Electron Device Lett., vol. 1, p. 170, 1980.
[21] O. Hu, C. Chang, and Y-.T. Chia, "Gate Voltage Dependent Effective Channel
Length and Series Resistance of LDD MOSFETs," IEEE Trans. Electron Devices,
vol. 34, p. 2469, 1987.
[22] O. H. Walter, W. Weber, R. Brederlow, R. Jurk, C. H. Linnenbank, C. Schlunder, D.
S.-Landsiedel and R. Thewes, "Precise Quantitative Evaluation of the Hot-Carrier
Induced Drain Series Resistance Degradation in LA TID-n-MOSFETs,"
Microelectron., Reliab., vol. 38, p. 1063, 1998.
[23] C.-L. Lou, W-K Chim, D. S-H Chan, Y. Pan, "A Novel Single-Device DC Method for
Extraction of Effective Mobility and Source-Drain Resistances of Fresh and Hot-
Carrier Degraded Drain-Engineered MOSFETs," IEEE Trans. Electron Devices, vol.
45, p. 1317, 1998.
10
CHAPTER2
MOS DEVICE PHYSICS
2.1 Introduction
Metal-Oxide-Semiconductor (MOS) structure lies at the heart of CMOS technology. The
VLSI technology owes its success to the excellent qualities of silicon dioxide (Si02) and its
interface with silicon, which is indispensable for the field effect control of surface
conductivity. The Si-Si02 system and the operation of MOS based devices have been
extensively treated in [1]-[4]. In this Chapter, the fundamental properties of the MOS system
and its basic operational principles, necessary for understanding of hot carrier phenomena
and their effects on device characteristics are reviewed. The system of equations, describing
both MOS capacitor and MOS transistor under different regions of operation, are described.
2.2 MOS Capacitor
The MOS structure, shown in Fig. 2.1, consists of a Silicon substrate (p or n type), a
thermally grown oxide of thickness tox and a gate electrode (metal or heavily doped
polysilicon). The energy band diagram for the ideal system, when metal and semiconductor
work functions are equal, is shown in Fig. 2.2. The equality of metal semiconductor work
functions implies that
(2.1)
where <l>M is the metal work function, X is the semiconductor electron affinity, Eg is the
Silicon band gap and 4>8 is the Fermi potential defined as difference between the Fermi level
Er and the intrinsic energy level E, Since, metal and semiconductor work functions are equal
in this case, the metal and semiconductor Fermi levels line up and the energy bands in
semiconductor and oxide are flat. This is known as the flatband condition. The equilibrium
carrier concentrations in the Si remain unchanged in this case and are given in [1]
n = n.e(Er-Ej)/kT
I (2.2)
(2.3)
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where nand p are free electron and hole concentrations in the substrate respectively and n, is
the intrinsic carrier concentration in undoped Silicon.
Gate Oxide
Si Substrate
Fig. 2.1 MOS Capacitor.
j~ a
X
<Pm
,
JE/2
E " lq<1>s/ / /
V cuum Level
Fig. 2.2 Hatband condition when the metal and semiconductor work functions are equal.
12
Chapter 2: MOS Device Physics
2.2.1 Accumulation, Depletion and Inversion
The energy band diagram for the MOS system when a negative voltage is applied to the gate
electrode is shown in Fig. 2.3. The metal Fermi level is raised with respect to the
semiconductor Fermi level by the applied gate voltage. This induces electric field in the gate
oxide in a direction that attracts hole towards the Si-Si02 interface. Since the Fermi level in
the absence of any current conduction remains constant, all other bands are raised upward
near the surface due to induced electric field in Si. As a result the intrinsic level E, at the
surface moves away from the Fermi level than in the bulk Si. This according to (2.3) leads to
hole concentration at surface much higher than the equilibrium concentration. This excess
holes accumulation at the surface is called as accumulation condition.
If positive voltage is applied to the gate metal the Fermi level is pushed downward as shown
in Fig. 2.4. This causes field in the oxide and in the Si substrate that pushes the holes near the
Si surface into bulk leaving behind uncompensated acceptor ions. The intrinsic energy level
in this case is pushed downward closer to Fermi level which according to (2.2) results in
lower hole concentration near the surface than in the bulk. Since the holes are depleted from
surface this is called depletion condition.
As Vg is further increased the energy levels near the Si surface are further pushed downward
as a result of the increased field such that at the Si surface the intrinsic level (Ei) becomes
lower than Fermi level (Er). This, according to (2.2) and (2.3), implies that nearly all the
holes are depleted from surface and free electron concentration at surface is greater than the
bulk concentration is induced at the surface. For sufficiently large Vg when E, at the surface
lies as far below Er as it is above Ef in the bulk, as shown in Fig. 2.5. Under this condition the
surface electron concentration is equal to bulk hole concentration. As carrier concentration at
the surface is equal to but opposite in polarity to that of the substrate, it is known as inversion
condition. At this condition the surface potential defined as difference between E, in bulk and
E, at surface is given in [1], [2]
(2.4)
where NB is substrate doping. Using (2.3) surface electron concentration can be expressed as
[1], [2]
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2
n =~eqlll./kT
NB (2.5)
Thus, under inversion condition, the electron surface concentration varies exponentially with
the surface potentia) and under strong inversion condition surface electron concentration two
to three orders of magnitude higher than substrate hole concentration can be obtained.
Electric Field
4
Vg<O
----------Ec
----------Ej
---------------E,
+ + Ey++ +
Fig. 2.3 Energy band diagram under accumulation.
Electric Field•
-----------EcVg>O
------------Ej---------------~
Ev
Fig. 2.4 Energy band diagram under depletion.
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--------- EcVg>O
Fig. 2.5 Energy band diagram under inversion.
2.2.2 Threshold Voltage
In the absence of any oxide charge and zero metal semiconductor work function difference
the total charge per unit area placed on the gate is equal to total charge per unit area, Qs,
induced in Si. In terms of potential distribution across MOS device the applied gate voltage,
V gs, appears as voltage across oxide, Vox, and voltage induced in Si, "'s, due to band bending.
This can be expressed as [2], [3]
(2.6)
where Cox is the oxide capacitance per unit area given by €ox/lox. At the onset of inversion, Qs
can be approximated by depletion charge per unit area, Qe. due to ionised acceptors, which is
given by [2J, [3]
(2.7)
where Wd is depletion layer width. Using (2.4), (2.6) and (2.7) threshold voltage, V" is
obtained by setting "'S=2<1>Bat the onset of inversion
(2.8)
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Eq. (2.8) is the expression for threshold voltage in ideal case. In actual cases, however, the
metal semiconductor work function difference (<I>MS) is nonzero and charge in the form of
fixed oxide charge, interface states etc. is present in the oxide. This charge can be expressed
as an equivalent charge (Qox). As a result of finite <l>MS and Qox the bands the Si and oxide are
no longer flat at zero gate bias. In order to compensate for additional charge induced due to
metal semiconductor work function difference and oxide charge, an additional voltage of
amount VFBis needed to be applied at the gate to achieve flat band condition
(2.9)
The threshold voltage as result of (2.9) modifies to
(2.10)
2.3 The MOS Transistor (MOSFET)
The metal oxide semiconductor field effect transistor (MOSFET) is the building block of
modem VLSI circuits and dynamic memories. Because carriers of one polarity (e. g.
electrons or holes) carry the current in the device, these devices are also referred to as
unipolar or majority carrier devices. The basic structure of an n-channel MOSFET is shown
in Fig. 2.6. It is a four terminal device with source, drain, gate and substrate terminals. The
source and drain terminals are n" regions formed by ion implantation, the substrate is p type
usually epitaxial layer and the gate is either metal or heavily doped poly-silicon. The gate is
separated from substrate by insulating layer normally silicon dioxide (Si02) called the gate
oxide. The surface region between source and drain is called channel, this region is critical
for the operation of MOSFET. The effects of the gate voltage on channel conductivity are
similar to that of two-terminal MOS described in the previous sections and concepts of
accumulation and inversion can be directly applied to MOSFET operation.
2.3.1 Drain Current
The conduction between source and drain terminal of MOSFET shown in Fig. 2.6 can be
controlled by application of gate voltage Vgs.When the gate voltage is lower than critical
voltage called threshold voltage VI the MOSFET current is dominated by diffusion current
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between source and drain terminals and because of its small magnitude the transistor is said
to be in the 'off state.
go
n+Source
p-Substrate
+---- L ----.
Fig. 2.6 Three-dimensional view of n-channel MOSFET structure.
When the gate voltage is larger than VI an n-type inversion layer is formed in the channel
region and the current is dominated by drift component and the transistor is said to operate in
'on' state. The current density at any point (x, y) along the channel is given by [2], [3]
dV(x)1n(x,y) = -qJ..lnn(x,y)-
dx (2.11 )
where 10 (x,y) is the current density, q electron charge, J..lois the electron mobility n(x,y) is
electron density and V(x) is the channel potential. The total drain current at any point along
the channel (Ids) can be obtained multiplying (2.11) with the width W of the device and
integrating over x from y=Oto y=Yi
1y. dV( )Id(x)=qW J..lnn(x,y) x dy.o dy (2.12)
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where Yi is the thickness of the inversion layer. For the development of one dimension model
a gradual channel approximation (GCA) is used which assumes that variation of electric field
in x direction (along the channel) is much less than the corresponding variation in the y
direction (perpendicular to the channel). This means that the term dV(x)/dy in (2.12) can be
taken outside the integral. Further by defining effective mobility J.ltJ.eff as [3]
1Jlnn(x, y)dy
II _~o~ _
"'n.rff - y_1n(x,y)dy
o
(2.13)
Using (2.13), ~(x) can written as
dV
Ids(x) = -Jlrff W-Qi (x)
dx
(2.14)
y-
where Qi(X) = q1n(x,y)dy. Integrating (2.14) over channel length gives the total drain
o
current
(2.15)
2.3.2 Charge Sheet Model
In order to determine an analytic expression for the drain current as a function of terminal
voltages, a charge sheet model of the inversion layer is used. In this model the inversion layer
is treated as sheet of charge of negligible thickness in which both inversion layer and
depletion layer charge are controlled by the gate voltage. At the onset of inversion the surface
potential is given in [2], [3]
'Vs = 2<1>8 +V(x) (2.16)
where V(x) is the channel potential at any point x in the channel due to the applied drain
voltage Vds- As a result of the varying V(x) the depletion layer charge density and total
silicon charge density also vary along the channel and are given in [2], [3]
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(2.17)
(2.18)
The inversion layer charge density is given by the difference between silicon and depletion
layer charge densities and is given by
(2.19)
Substituting (2.19) into (2.15) and carrying out the integration, drain current can be expressed
as
(2.20)
here m i . b 2(2EsiQNA)1/2. h d· I· f Siwere m IS a constant given y m = ,WIt Esi as le ectnc constant 0 I.se;
EQ. 2.20 is the generalised drain current model for device current. In particular two cases of
(2.20), which are of interest, are considered below.
2.3.3 Linear Region
When Vds is small the second term in (2.20) can be expanded in power series in Vds keeping
first order terms gives drain current in linear region [3]
(2.21 )
where VI is threshold voltage given by
(2.22)
In this region of operation the current varies linearly with the gate voltage. This expression is
most commonly used to extract the device threshold voltage by linear extrapolation of the
measured Ids-V gs characteristics.
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2.3.4 Saturation Region
At large drain voltages higher order terms in (2.20) also become important and keeping
second order terms in power series expansion of (2.20) the drain current becomes
(2.23)
where
(2.24)
is the body effect coefficient and represent the effect of substrate bias on threshold voltage
and drain characteristics. When drain bias is increased, the surface potential at drain end
increases according to (2.16) and the inversion layer charge density decreases according to
(2.19) until a until a point at which it becomes zero. At this point the drain current saturates
and is referred to pinch off point. The drain voltage at pinch off is called as Vdsat and is
determined by setting (2.19) to zero at drain end i.e. Qi(L)=O
(2.25)
The saturation drain current can be determined by letting (2.25) in (2.23) [3]
(2.26)
This is also known as square law region since drain current varies as square of the gate
voltage. The operation of MOSFET under high drain voltages in saturation is responsible for
generation of variety of hot carrier effects, which is discussed in detail in the following
Chapter 3.
2.3.5 MOSFET Channel Mobility
It has been well known that due to additional scattering mechanisms the carrier mobility in
the inversion layer is lower than the bulk mobility. These mechanisms include surface
phonon, and surface Toughness scattering, which results from movement of carriers confined
to inversion layer near Si-Si02 [5]. When effective mobility is plotted as a function of the
20
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gate voltage it increases first and peaks around threshold voltage, and then falls
monotonically as gate voltage is further increased. A widely used first order empirical model
describing this dependence is [4]
(2.27)
where 9 is a parameter describing the effect of vertical field on carrier mobility.
In a work reported by Sabnis and Clements [6] it was shown that effective mobility defined
by (2.13) has a universal dependence on effective normal field perpendicular to the interface,
independent of substrate bias, substrate doping and the gate oxide thickness. The effective
normal field is defined as average field experienced by inversion layer carriers and is defined
as [2]
s., = Qd +Qi 12
ESi
(2.28)
where Qd is inversion layer charge at the onset on inversion and Qi is the inversion layer
charge given by [3]
(2.29)
(2.30)
Using (2.29) and (2.30), (2.28) can be expressed as
(2.31)
Recently it has been reported that for thin oxides the empirical universal mobility model
follows a more generalised relation given by [7]
J.l - J.l
eff - 1+ (E 1E )Y
efT c
(2.32)
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where E, and yare model parameters. Using (2.31), (2.32) universal model can be expressed
as a function terminal voltages as [7]
(2.33)
where parameter e depends on oxide thickness and substrate doping and its value are
different to that in (2.27).
2.3.6 Velocity Saturation
At low lateral field, the carrier velocity field relationship is linear. But as the channel length
is reduced, the lateral electric field increases and carrier velocity deviates from linearity.
Therefore in order to correctly obtain drain current, the lateral electric field dependence of
channel mobility need to be considered. The velocity field relation is normally modelled by
piecewise linear function defined by [8]
(2.34)
v:::: v sat E ~ Esa, (2.35)
where E is lateral electric field, Vsat is the carrier saturation velocity and Esat=2vsat/J..leffis the
saturation electric field which has typical value of2-4xlO4Y/cm [3]. The saturation velocities
for electrons and holes in MOSFETs are vS31-7-8xlO6cmls and 6-7xl06cmls respectively [8].
Taking the effect of lateral electric field, the expression for drain current (2.23) modifies to
I ::::J.l C W 1 (Y _ Y _ rV )V
ds eff o"Ll+(Vds/EsatL) gs 12 ds d.
(2.36)
The velocity saturation limited drain current has much lower value than the corresponding
long channel model (2.26). The drain voltage at which velocity saturation occurs is given by
[9]
(2.37)
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The drain current under velocity saturation can be found from product of carrier density at
drain and saturation drift velocity at drain [8]
(2.38)
Letting (2.37) into (2.38) Idsal becomes
(V V)2
I = v we gs r
cisar sal ox V
( gs - Vr)+EsarL
(2.39)
For very short channel lengths L~O (2.39) becomes
(2.40)
Thus the velocity saturated drain current varies linearly with the gate voltage in contrast to
square law model for long channel devices.
2.3.7 Subthreshold Region
When the gate voltage is below VI there exist gradient in electron concentration along the
channel. The drain current in this case is dominated by carrier diffusion similar to current
conduction in a bipolar transistor. The drain current under this condition can be obtained by
considering MOSFET as bipolar device with channel region acting as base [2]
I = _ AD dn = AD n(O) - n(L)
cis q "dx q n L
(2.41)
where A is crossectional area for the current flow, Do is electron diffusion coefficient, n(O)
and n(L) are electron densities at source and drain ends. Using (2.5) and (2.16), n(O) and n(L)
are given by
(2.42)
(2.43)
Letting (2.42) and (2.43) into (2.41), Ids is given by [2]
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(2.44)
where LD is Debye length given by Lo=(2kTEs/q2NA)II2.Since surface potential below
threshold is proportional to gate voltage [2], the subthreshold current varies exponentially
with the gate voltage. The subthreshold slope given by
dV
S = In 10 gs
d(lnlds)
(2.45)
is a useful monitor of determining device on/off switching speed, smaller the value of S better
the switching performance. The subthreshold slope depends in general on depletion layer
capacitance CD and capacitance due to interface states density, Dil (in cm-2eV·I) and are
related by [2]
(2.46)
where, Cit=qDit. Knowing Cox and CD, from (2.46), the interface trap distribution can be
determined. Although this technique can be used in principle to find interface state and oxide
charge densities, it is very sensitive to surface potential variation in the subthreshold region.
This results in large fluctuation in calculated values of interface and oxide densities,
rendering it very unreliable for detecting small changes in the interface states.
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CHAPTER3
REVIEW OF HOT CARRIER DEGRADATION IN N-
MOSFETS
3.1 Introduction
The hot carrier degradation of device parameters (transconductance and threshold voltage)
for long channel n-MOSFETs were first reported 25 years ago [1]. But the in past two
decades the hot carrier degradation has evolved from an academic research topic to a
practical issue affecting performance and reliability of state of the art CMOS technologies.
The understanding of degradation behaviour in MOS transistor involves understanding the
origin of hot carriers generation in the device, their injection mechanism into the insulating
layer, the mechanisms and nature of the damage in the insulating layer, and the effect of the
damage on device characteristics.
The hot carrier degradation has been reviewed in greater detail in [2)-[4), the purpose of this
Chapter is to review the basic hot carrier degradation phenomena in n-MOSFETs to lay the
framework for the study presented in the later Chapters. The subject material in this Chapter
is fairly hierarchical and chronological in order. It begins by presenting a model for the lateral
electric field in the drain saturation region, which is known to be region of majority of hot
carrier generation and has been subject of the early studies [5], [6]. The concept of carrier
heating in the electric field and treatment of channel electrons as hot electron gas is then
discussed briefly [7]. The hot carrier generation, injection and resulting localised damage in
the drain region is then discussed [8)-[ 10]. The effect of the damage on device characteristics
is presented defining lifetime and approaches for lifetime prediction are reviewed [8), [11).
The need for lightly doped drains devices as channel lengths are scaled is discussed and their
advantages and disadvantages are presented [12)-[14). This is followed by an outlining of the
new drain engineered device designs to overcome the problems associated with conventional
LDD devices in deep submicron regime [2), [15].
3.2 Electric Field in Velocity Saturated Region
It has been well established that hot carrier generation in MOSFETs is related to the high
electric field in the velocity saturated pinch-off region [6]. According to long channel length
drain current model discussed in Chapter 2. when the drain voltage is increased such that
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channel at the drain end ceases to exist. The drain current becomes independent of the drain
voltage and is given by (2.26),
(3.1)
Under this condition, the channel is said to "pinch off' as shown in Fig. 3.1. The drain
voltage when saturation occurs is called saturation voltage (Vdsat) and is given by (2.37). In
this model, since inversion charge density is assumed to be zero at pinch off point, the
electric field at this point has to become infinite in order to maintain current continuity. This
is obviously an unphysical situation and results from breakdown of gradual channel
approximation used in driving long channel drain current model.
In practice the electric field remains finite and becomes comparable to vertical field at pinch
off point. So, the control of the vertical field over the inversion layer charge is reduced as the
carriers move from the pinch off point toward the drain and as a result the carriers start to
leave the surface channel and inject into pinchoff region. The voltage at pinch off point
remains constant at Vdsat and the difference Vds-Vdsat is dropped across the depletion region
between pinch off point and the drain. The length of this region marked as .1.Lin Fig. 3.1
increase as Vds is increased because pinch off point moves towards source with increased
lateral field. The carriers injected from channel into this region are velocity saturated, hence
this region is called velocity saturation region.
In order to correctly model velocity-saturated region both Poisson's and current continuity
equations need to be solved simultaneously for the channel potential and electric field. The
approximate solutions for these quantities were given by El Mansy et. al. [5] and improved
by Ko. et. al. [6]. In these approaches the solutions for channel potential Vex), the lateral
electric field E(x) and .1.L in velocity saturated region are obtained by simultaneously solving
2D Poisson's and current continuity equations considering appropriate boundary conditions.
The solutions for these quantities for a rectangular drain junction are given in [6]
E(x) = Esalcosh(x / I) (3.2)
Vex) =Vdsal+ IEsalsinh(xll) (3.3)
27
Chapter 3: Review of Hot Carrier Degradation in n-MOSFETs
Vds>Vdsat
rr' Source rr' Drain
Channel
Fig. 3.1 Schematic diagram of n-MOSFET operating in saturation.
(3.4 )
where I is characteristic length, V dsat is the saturation drain voltage and Em is the peak lateral
electric field and are given by [7], [8]
1- O.22xll2t In
J ox
(3.5)
V = E,",L(Vgs-V,)
dsat (Vg, - V,) + E"" L
(3.6)
(3.7)
where Xj and tax are the drain junction depth and oxide thickness respectively. Eqs. (3.2)-(3.7)
are fundamental to understanding of generation of hot carriers in velocity saturation region.
According to (3.2) the lateral electric field in the saturation region increases almost
exponentially towards the drain. This field can become large to cause the generation of
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secondary electron hole pairs, which can gain sufficient energy to inject into oxide or cause
damage at the oxide by impinging at interface with large energy [8]-[10], [16].
To get a feel of the magnitude of field involved, letting the typical values of device
parameters for 5V technologies studied in this work: xj=O.3Jlm,lox=I20A and L=O.5Jlm.For
a device operated under Isubmaxcondition Vg=3V, Vd=7V, from (3.5), (3.6) and (3.7),
Vdsat=l.08V, 1=1.28xIO-5cm-1 and Em=4.58xI0
5V/cm! This is a very high electric field and
causes large impact ionisation to generate hot carriers in the drain region, demonstrating that
the electric field in the saturation region the driving force behind hot carrier generation.
3.3 Carrier Heating in Electric Field
The hot carrier generation can also be understood from the viewpoint of the concept of carrier
temperature. In this model the carriers in the channel and saturation region are treated as
heated electron gas with much higher temperature than the lattice temperature [7], [17], [18].
According to this model the carrier heating occurs when the electric field in the channel
exceeds velocity saturation [17], [18]. The generation of hot carriers can then be understood
from energy exchange between the carriers and the lattice. The carriers in the channel of a
MOSFET exchange energy with lattice by phonons. At low lateral electric field, the net rate
of energy exchange is zero and carriers are in thermal equilibrium with lattice. But as the
electric field is increased the carriers gain energy from field and loose it to lattice by emitting
phonons. As the electric field becomes high the carrier energy increases beyond acoustic
phonon energy and exchange of energy between lattice and carriers is limited via optical
phonon resulting in lower rate of energy exchange between the carriers and the lattice [17],
[18]. The reduced rate of loss of energy means that carriers on the average acquire more
energy than the energy lost. This results in effective carrier temperature, which is different
from the lattice and can be related to the electric field as [17]
(3.8)
where E is the electric field, J.lo is carrier mobility and Vs is the velocity of sound in silicon.
For saturation electric field of I.5KV fern electron temperature doubles over lattice
temperature (already hot) and carrier heating sets in. As the electric field increases further the
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average carrier temperature becomes significantly different from that of the lattice
temperature. At very high field the energy distribution of carriers can be described by
effective temperature [19], [7]
(3.9)
where A is electron mean free path and k is Boltzman's constant. For typical the peak electric
field of 4.6xl<fV/cm in the saturation region of MOSFET, Te-5500K! Thus the carriers in
the high electric field can acquire temperature an order of magnitude higher than lattice
temperature and are thus called "hot carriers". This is also demonstrated by the simulated
electric field and carrier temperature of a 5V technology device structure using 2D device
simulator MEDICI [20] with energy balance module as shown in Fig. 3.2. It is seen that the
carrier temperature and the electric field follow each other very closely demonstrating that
the electric field is responsible for heating of the channel electrons. Therefore the entire hot
carrier related phenomena in MOS transistors can be analysed keeping the electric field
central to the description.
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Fig. 3.2 Simulated lateral electric field and carrier temperature profiles for device biased under typical
Isubmaxcondition: Vg=3V and Vd=7V.
3.4 Hot Carrier Generation, Injection into Oxide and Localised Damage
It is pointed out in Sec. 3.3 that whenever the electric field in channel region of a device
exceeds saturation electric field severe carrier heating can set in resulting in generation of hot
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carriers. This is particularly true for the case of saturation region where a significant fraction
of the drain voltage is dropped across region of small length. In saturation mode operation,
the electrons leaving the inversion layer are accelerated by the lateral electric field in pinchoff
region and gain high energy. When electron energy exceeds the threshold for impact
ionisation of about l.4eV, secondary electron holes pairs are generated. The majority of
electrons are collected by the drain terminal while holes are accelerated towards substrate and
collected as substrate current.
However some secondary carriers (electrons and/or holes) generated by impact ionisation
moving towards Si-Si02 interface can have energy sufficient to surmount Si-Si02 barrier
(approximately 3.2eV for electrons and 4.3eV for hole injection) and inject into oxide. Such
carriers are referred to as the drain avalanche hot carriers (DAHC). The process of impact
ionisation, carrier injection into oxide and damage generation is schematically shown in Fig.
3.3. The damage in the oxide occurs in the form of interface states (acceptor/donor type),
neutral traps and trapped charge generation [8], [10], [21].
Another types of carriers, which can be injected into oxide, are known as channel hot
electrons (CHE). Some channel electrons, which do not suffer energy-loosing collisions in
saturation region and have energy larger than barrier height for injection, can undergo
redirection towards Si-Si02 interface and inject into oxide. creating the damage. The end
result of the entire hot carrier related injection into oxide is generation of defects, which can
acquire charge and affect the device characteristics. Since the high field region is localised
near the drain junction the resulting hot carrier injection and damage in the oxide is also
localised near the drain junction as illustrated in Fig. 3.3.
3.4.1 Substrate Current
The substrate current in n-MOSFET is due to holes generated from impact ionisation by hot
carriers as shown in Fig. 3.3. The number of electron hole pairs generated by a carrier per
unit length is given by impact ionisation coefficient (a)
(3.10)
where (Xj and ~j are parameters whose values for electron induced and hole induced impact
ionisation are 2.0xI06cm-l, 1.7xlO6cmIV and 8.0xI06cm-', 3.7x10
6cmIV respectively [4].
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Fig. 3.3 Schematicallyshowshot carriergeneration.injectionand damage in the gate oxide.
Since the drain current is a measure of number electron entering saturation region. the
number electron hole pairs generated as carriers travel a distance dx is given by product
Idsudx. The total substrate current is then given by integral [4]
(3.11 )
Using (3.10) and (3.11) Isub can be expressed as [4]
I u, IE I -~/E
sub =- m dse ...
Pi
(3.12)
where Em is the peak electric field given by (3.7) and parameter I is given by (3.5). Using
values of parameters Uj and Pi, (3.12) can expressed as
I =12(V -V )1 e-J.7x106/E ..
sub • ds dsa. ds
(3.13)
Alternatively using lucky electron concept [4) the substrate current can also be derived.
Assume that ~i is the energy requited for impact ionisation then ~/qEm is the distance that a
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carrier must travel in order to gain this energy. The probability that the electron travelling in
the electric field Em will gain energy q,i is given by e·+i/qAEm,where A is electron mean free
path. Since leis is rate of supply of electron which can cause impact ionisation. The rate of the
hot electrons having energy greater than q,i is the substrate current and can be expressed as
[8], [22]
(3.14)
where Co is a constant. Eq. (3.14) is equivalent to (3.13) with parameter l3i set as q,/qA [8],
[22]. Fig. 3.4 shows experimentally measured substrate current characteristics as function of
the gate voltage for different values of the drain biases.
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Fig.3.4 Substrate current as a function of the gate bias for different drain biases.
The bell shaped curve for Isub observed in Fig. 3.4 is due to the competing roles played by
increasing leis and decreasing lateral electric field as Vgs is increased. It is noted from Fig. 3.4
that for given Vds, as Vgs increases Ids increases while Em reduces due to increase in Vdsat
leading two opposing factors. Initially at low gate biases substrate current first increases due
to increase in leis. As Vgs increased, Em decreases significantly leading to lower values of a
and as result Isub decreases. The maximum in Isub is observed when product Idsa is maximum.
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3.4.2 Gate Current
The analytic gate current model based on lucky electron model was developed by Tarn et. al
[19]. For a hot carrier generated in the drain region to inject into the gate insulator must have
an energy greater than Si-Si02 potential barrier <l>b.Assuming accelerating electric field to be
Ex the carrier must travel distance <l>JqExto gain this energy. In order to be injected into
oxide the carrier must survive any scattering events from point of its generation in Si
substrate until the interface. The probability that the carrier will travel distance d or more
without suffering any energy loosing collision can be given as e-dlA,where A is carrier mean
free path [23]. Therefore the probability that a carrier will acquire energy greater than <l>b and
inject into oxide is proportional to e4>blqExA.Since Ids is rate of electron flow in the drain
region, Idse4>b/qExAis the fraction of total carriers in the drain region, which can inject into
oxide. Following an analysis on similar lines as that for substrate current derivation (3.12),
the gate current Ig, can be expressed as [19], [8]
1 =C F(E )1 (qAEon)2e-4>.(EO,)/QAE ..
g I oxds <I>
b
(3.15)
where Cl is a constant, F(Eox)is a function of the oxide electric field Eoxand <l>b(Eox)results
from field dependence of barrier height due to Schottky effect also known as image force
barrier lowering [17], [24]. The term <l>b(Eox)has been modelled as [18]
cl> 1/2 213
b (Eox) = <l>bO - AEox - BEo. (3.16)
. -4 112 0-4v 112 213
where A and B are coefficients whose values are 2.59xlO (Vcm) and 4xl cm
respectively [4]. Due to oxide field dependence of potential barrier for injection, the gate
current in (3.15) is the gate also voltage dependent.
The direct measurement of the gate current is very difficult, since the typical gate current is
limited to a few tenths of pico-Amps or below. This is especially true for the case of the hot
hole gate current which is typically in femto-Amps range because of the higher barrier to hole
injection at Si-Si02 interface (4.2eV as compared to 3.2eV for electron injection). In order to
measure such low currents floating-gate technique has been widely used [25], [26]. In Fig.
3.5 a schematic representation of the gate voltage dependence of the gate current is shown.
This dependence can be explained by considering Schottky effect and image band bending in
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the substrate due to oxide field shown in Fig. 3.6 for Vg<Vd. At low gate voltages the field in
oxide strongly favours hole injection.
The hole gate current is only measurable at very small Vg (Vg-V,) where the barrier height
due to image force lowering is considerable. This is referred to hot hole injection region [9],
[26]. As the gate voltage is increased the vertical field in the drain region decreases and
enhancement of hole injection due to barrier lowering saturates.
However with increased Vg the substrate current increases and the number of hot carriers
generated also increase and electron injection starts to dominate. Therefore in the medium
gate voltage range both electron and holes are simultaneously injected and the net measured
gate current is zero around maximum substrate current (Vg-VJ3- VJ2) and is known as
DAHC injection or Isubmaxcondition. On further increasing the gate voltage the oxide field
favouring hole injection is reduced and the gate current starts to be dominated by electron
injection. In this region a net electron gate current is observed which peaks around Vg=Vdand
is commonly referred to as electron injection condition [10], [21], [26]. When the gate
voltage is increased beyond the drain voltage the measured gate current reduces due to
reduction in generation of channel hot electrons. This happens due to the reduced lateral
electric field at high vertical field as result of large gate bias.
3.5 Power Law Degradation and Life Time Prediction
The effect of the defects created by hot carriers in the oxide layer is felt on the electrical
characteristics when they become charged. The most commonly measured device parameters,
which are monitored for hot carrier degradation, are gm, V, and Ids· The degradation
monitored in these parameters is used to device lifetime measurements.
3.5.1 Degradation of the Device Performance
The generated oxide charge leads to degradation of device characteristics both Ids-Vds- ~s- Vgs
or transconductance, gm. In Figs. 3.7(a) and 3.7(b) typical degradation of linear Ids-Vgs
characteristics and transconductance are shown for a n-MOSFET 5V technology device
before and after stress under Isubmaxcondition Vd=7V stressed for 1000s. It is seen that after
stress both drain current and gmreduce.
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Fig. 3.5 Schematic representation of the gate current as function of the gate voltage for fixed Vds-
Vg:.
................................ -
I
I
I
I
I
I
I
I
h,'
I
I
I
I
Band Bending
~3.I.V
<l>tmo-4.2eV
.....- .
SChottky Effect
J ••••••••••••••••••••••••••••••••••••
Fig. 3.6 Energy band diagram of n-MOSFET biased under V g<V d condition showing barrier height
lowering due to Schottky effect and band bending in Si substrate.
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There are two basic mechanisms by which the device characteristics degrade. First the
Coulombic scattering of the carriers in the inversion layer by oxide charge reduce the carrier
mobility. Secondly the presence of net oxide charge shifts in device threshold voltage. The
changes in both these parameters result in change in device currents according to (2.21) and
(2.26). For the case for n-MOFESTs the damage in the form of acceptor type interface states,
trapped positive and negative charge causes the shift in threshold voltage, mobility and
subthreshold slope [8], [10], [21], [27]-[29].
For the case of lightly doped drain (LDD) technologies (to be discussed later) there is an
additional degradation mechanism associated with series resistance increase due to damage in
spacer region which has additional consequences for the degradation behaviour to be
discussed in later [14], [30], [31].
3.5.2 Time Dependence of Degradation-Power Law Behaviour
The studies of time dependence of degradation of device parameters like transconductance
(gm), threshold voltage (VI), the drain current (Ids) show power law dependence [8]-[ 10], [32].
Fig. 3.8 shows an example of the time dependence of percentage transconductance gm
degradation for SV technology device stressed under Isubmaxstress condition Vd=7V. It can be
seen that the time dependence of degradation of device parameters follows power law
behaviour
m=Atn (3.17)
where ~D is change device parameter e. g. lds, gm, and VI etc., and A, n are constants. The
parameter A depends on stress condition, process conditions and oxide quality [4]. The value
of exponent n depends on stress condition and is 0.5-0.7 under Isubmaxstress condition when
degradation is dominated by interface state (Nil) generation [8]. Under Vg-VI and Vg=Vd
stress conditions the degradation has been reported be dominated by hole and electron
trapping mechanisms respectively, the value of exponent n is found to lie between 0.2-0.3
[10], [21].
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Fig. 3.7 Typical degradation behaviour of (a) linear Ids-V8S characteristic and (b) corresponding
transconductance degradation for 5V technology device stressed under Isubmax stress, Vd=7V, the stress
time is lOOOs.
However under all the stress condition it has been reported that interface generation follows
power law with value of exponent n-O.5 [8], [10], [33]. This power law dependence of
interface generation has been explained on the basis of hydrogen related species diffusion
model [8].
3.5.3 Life Time Prediction
The lifetime in general is defined as the probability an item will perform a required function
under stated conditions for a stated period of time. Translated to the context of MOS
reliability, the lifetime is defined as time in which a device parameter will degrade by
predefined amount generally 5-10%. The exact amount of degradation for lifetime prediction
usually depends on the particular circuit design in which tolerance for parameter degradations
is built-in. Since it is required to know lifetime before the device goes into circuit, so
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accelerated ageing of the device is performed i.e., apply much higher voltages (stress) to get
lifetime under stress and then project it to normal operating conditions. The most commonly
used lifetime extraction technique was first reported by Takeda and Sezuki [32], which was
refined later by Hu et. al. [8] and Bellen et. al. [11] based on a physical interpretation of the
degradation mechanisms involved.
In this model degradation in the chosen device parameter is associated with generation of
interface states (dNil) according to power law degradation behaviour [8]
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Fig. 3.8 Power law degradationbehaviour.
(3.18)
where q,it,e is the energy threshold for hot electron induced interface state generation and other
parameters have same meaning as in (3.14). Eq. 3.18 also explains the power law dependence
of parameter degradation as observed in Fig. 3.8 [8], [28]. By eliminating term AEmin (3.18)
using (3.13) and (3.12), (3.18) can be written as
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dN. = [~( Isub J.;;' t]n
It H W I
e II
(3.19)
Where He=CoICt• Defining r as stress time to reach predefined amount ~ of degradation
(3.19) can be rearranged as
(3.20)
where time 't is in seconds. By plotting term 'tIds as function of Isutllds on log-log scale yields
straight line with slope roughly equal to m, while the intercept gives parameter He. A typical
lifetime plot obtained using different combinations of the gate and the drain voltages using
this procedure is shown in Fig. 3.9 [3). It is noted in Fig. 3.9 that for values of Isut/1ds < 8x I0-
2
the of slope m is -2.9. Assuming cpj-1.3eV the value of energy threshold CPjl.efor interface
generation can be found to be equal to 3.7eV. This model supports well hot electron induced
hydrogen release model for interface state generation [8] where energy threshold for Nil
generation can be interpreted in terms of energy required to overcome Si-Si02 barrier height
(-3.2eV) plus energy required to break Si-H bond (O.3eV) [34]. Therefore this region of
lifetime plot can be identified with interface trap generation dominated by electron injection.
Further, it is also noted in Fig. (3.9) that for higher values of Isut/lds > 8xlO·
2
the value of
slope m is -5.5 and hot electron induced degradation model does not corresponds to right
threshold for interface generation process in this region. It has been shown in [II] that the
values of Isut/lds > 8xlO-2 are in stress region where the lateral electric field is high. This
corresponds to the low gate voltage (Vg-Vt) stress. Therefore degradation under this
condition is dominated by interface state generation process by hot hole injection [33], [26].
For the generation of interface states by injected holes (3.20) has been modified to [10], [11]
(3.21 )
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where Hh is a technology dependent parameter, cl>il,hcan be interpreted as energy threshold for
interface generation by hot holes, Ae (-7.3nm) and Ah (-5.3nm) electron hole mean free paths
respectively.
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Fig. 3.9 Lifetime correlation plot with lifetime 't obtained from increase in Nu- At low I,ut/Ids a slope
of -2.7 can be attributed to Nil generation by electron injection. while at high Isut/Listhe slope of -5.5
is due to Ni' generation by hole injection.
Using the value of the ratio AwAe=O.724 [35], [3] the measured slope of -5.5 corresponds to
cl>i',h=4.2eV.This value agrees well with Si-Si02 barrier height for hole injection confirming
hot hole induced interface state generation in this region.
Since ~s is proportional to W, (3.20) for the case of hot electron limited lifetime projection
for wide range of technologies has been approximated by [4]
where parameter B is in general technology dependent.
(3.22)
Using above approach a general procedure for lifetime extraction for a particular technology
under consideration can be summarised as:
1. Measure Isutllds at operational voltage.
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2. Using this value determine device lifetime from a correlation plot like shown in Fig. 3.9.
Conversely to find maximum allowable operating voltage for predefined amount of lifetime
(say, t=lOyears):
1. Extrapolate lifetime plot to t= 1Oyears.
2. Determine Isutlldsat that time point.
3. Determine maximum supply voltage Vdd from measured Ids-Vds and Isub-Vds
characteristics.
3.6 Lightly Doped Drain (LDD) Devices
3.6.1 Need for Lightly Doped Drains
With channel length scaling there has been increase in the electric field in the device. This
can be understood from (3.7), since scaling implies reduction in I through tox, Xj and from
(3.7) reduction in Vdsatthrough L and VI' If Vds in (3.7) is not scaled as much as required by
constant field scaling laws, which usually has been the case [36], the peak electric field Em
will increases. The increase in Emwith scaling leads to serious hot carrier degradation for the
device with effective channel length approaching IJ.1mto an extent that popular lO-year hot
carrier lifetime criteria can no longer be met [13].
As an example taking a IJ.1m5V technology (considered as conventional n" drain technology)
studied in this work with lox=120A, xj=O.28J.1m,Vdd=5V, Vt=O.5V operating at Vg-VJ'2.
Calculating Vdsat=1.33V from (3.6), Isut/Ids=O.013from (3.13) gives lifetime of t-16days
according to (3.22)! This is not clearly acceptable and highlights need for improved device
structures if hot carrier reliability criteria is to be met. One way to alleviate this problem is to
increase product lox1/3X/12 but this in itself is against scaling principle and aggravates short
channel effect like increased subthreshold slope, reduced punch through voltage in addition
to reduced drive current and transconductance (via Cox).
3.6.2 LDD Technologies for Lifetime Improvement
In order to overcome limitation posed by hot carrier degradation and enable scaling of
devices in submicron regime Lightly Doped Drain (LDD), or graded drain doping MOSFET
in general, have been proposed [12], [7], [37], [38]. The basic idea in these technologies is to
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introduce a lightly doped n' buffer layer between the channel and n" drain as illustrated in
Fig. 3.10 to reduce the peak electric field and consequently hot carrier generation. This buffer
zone can be implemented with oxide spacer technology [39] or As-P double diffused junction
[13].
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Fig. 3.10 Schematic illustration of LDD structure compared to conventional device and the resulting
electric field profiles (not to the scale).
As seen in Fig. 3.10 for device operating in saturation (or in off state) the buffer layer
supports the part of applied voltage drain voltage. This results in reduced electric field in
saturation region shown in Fig. 3.10 by spreading it over larger distance as compared to
conventional n+ device.
An approximate expression for the peak electric field for WD device can be obtained as
follows [8]: Assuming that the electric field is constant over the length In. of the buffer zone
the additional voltage drop supported by this layer will be Emln., letting this voltage drop in
(3.7), Em becomes
(3.23)
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or
(3.24)
Thus potential difference Vds-Vdsat is dropped across effective length of saturation region, I,
plus length In- of n' buffer region thereby reducing the peak electric field. In (3.23) it assumed
that the electric field is constant over LDD length which is not true in general. Accurate
analytic expression for the electric field for more realistic cases like Gaussian [40] and log-
linear drain ~~ping profiles has been obtained [41]. However the underlying concept in (3.24)
holds true in general and (3.24) serves as an excellent guideline for quick evaluation of hot
carrier performance of a LDD technology.
The reduced electric field in a LDD device has significant impact on hot carrier lifetime of a
LDD device. To demonstrate considering lum technology case used above for n+ drain
device with a typical length of n layer equal to DIum. Using (3.13) Isulllds=O·OO1l5 and
(3.22) 't=61.94 years! This value is in stark contrast to mere 12 days obtained for a
conventional technology with similar dimensions. Therefore use of the LDD technology offer
real advantages in hot carrier reliability improvement. In addition the LDD technology also
offers reduced short channel effects due to shallower n' layer junction as compared to
conventional n" device [37].
3.6.3 Disadvantages of LDD Devices
Despite the distinct advantages an LDD technology offers over conventional technologies it
also has its own disadvantages. In a conventional LDD device the n' drain offset is normally
realised by spacer isolation process and n' region lies directly underneath spacer oxide (Fig.
3.10). The disadvantage of this kind of device structure is twofold.
Firstly, LDD devices have lower circuit performance compared to their conventional
counterparts. This is because n' region has low drain doping and is not controllable by poly-Si
gate, which results in increased series resistance. This leads to reduced current drive
capability and lower transconductance gm compared to conventional devices. Typically 10-
20% lower current and gmare obtained in LDD devices as compared to conventional devices
[42]. In addition lower circuit performance also results from increased gate-drain/source
parasitic capacitances [42].
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Secondly, and more important from hot carrier point of view, although LDD device can be
quite effective in reducing peak the electric field and substrate current an additional hot
carrier degradation mode associated with series resistance increase exists in these devices
[14], [43], [44]. Since concentration of the nIayer is lower compared to conventional devices
any charge injection in spacer oxide causes depletion of underlying n layer. As n' region is
not under direct gate control its resistivity can increases quickly. The charge generated in
spacer region depletes underlying n drift layer forcing current away from the surface. As a
result there is increase in the drain series resistance ~Rn-, which can be to a first order
approximated as [14J
(3.25)
where oM. is length of the damaged LDD region, J.ln is the electron mobility in LDD region,
Qn is the LDD sheet charge density and ~Nit is the increase in spacer charge density due to
hot carriers stress and all other symbols have their usual meanings.
Current
Flow
Fig. 3.11 Showsseries resistancedegradationassociatedwith LDDdevice.
In addition since spacer oxide is formed by deposition process [39] it has inferior quality
compared to thermalJy grown oxide. This can lead to a greater electron trapping or interface
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state generation for modest amount of hot carrier injection [14], [43]. This causes additional
susceptibility of these devices to hot carrier damage.
3.6.5 Improved Lightly Doped Drain Structures
As pointed in the previous section the main drawbacks associated with an LDD structure are
reduced current drive due to increased series resistance and spacer induced degradation.
These drawbacks can be overcome by optimising LDD doping profile. The aim is to increase
the LOD doping to reduce the sensitivity of the LDD resistance to spacer charge. The LDD
dose level in the range 5_6xlOJ3cm-2 has been used to achieve optimised LDD doping. In
addition using higher LDD doping shifts the peak under or at the gate edge so that charge
generation the spacer region is minimal [45]. The disadvantage of higher LDD doping is that
the gate-drain/source capacitance will be higher compromising the circuit speed. Therefore in
designing any LDD technology a trade-off between its performance and reliability is made
and requires LDO doping profiles optimised to meet both of these requirements.
More recently many advanced drain-engineered structures have been proposed which
overcome major drawbacks of conventional LOD technology. Central to all these new device
concepts is to fully overlap the LOD drain by the gate. This keeps the peak electric field
firmly under the gate or just at the gate edge, so that the spacer oxide is least exposed to hot
carriers. Such structures are in general referred to fully overlapped LDD structures (FOLD).
The examples of these devices include inverse-T gate LDD (ITLOD) [46], the gate drain
overlapped device (GOLD) [47], fully overlapped nitride-etch defined (FOND) [48] and large
angle tilted implant device (LATID) technologies [49]. The improved hot carrier lifetime in
these structure is due to a combination of different factors which include: 1) location of the
peak electric field under the gate, 2) direction of the current flow deeper into the saturation
region to avoid the hot carrier generation near the interface, 3) pushing location of the peak
electric field away from the interface and, 4) separating the majority of the current path in the
drain region from location of the peak electric field.
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CHAPTER4
MEASUREMENT SETUP, CHARACTERISATION AND
DEVICE TECHNOLOGIES
4.1 Introduction
As described in Chapter 3, in the normal d. c. stress and measurement experiments the device
is stressed at higher operating voltages for few thousand seconds or more to cause damage in
the device at an accelerated rate. The resulting device degradation is monitored by carrying
out a series of electrical measurements like I-V (linear and saturation), substrate current and
charge pumping current. From these measurements degradation in the device parameters such
as transconductance (gm), threshold voltage (VI), interface states (Nil) and series resistance
(Rso) can be monitored. This stress and characterisation sequence is usually referred to long
term stress experiments and has been the focus of various studies for conventional and LDD
technologies [1]-[6].
As outlined in Chapter 1, one of the aims of this study is to characterise the damage in the
range of graded drain n-MOS technologies for very short stress time scale beginning from
microseconds range, as well as under long term stress. In order to achieve stress time control
for such a short time scale a special experimental setup is needed. This Chapter describes the
special set-up implemented in this work to enable microsecond level d. c. stress and
characterisation. Further this Chapter describes the different electrical measurements and
characterisation methods used in this work to study the degradation under both short term and
long term stress time scales. Finally the device details of different n-MOS technologies
(LDD, MLDD, HDD) on which this work has been carried out on are presented.
4.2 Experimental Stress Sequence and Measurement
For studying hot carrier degradation under de stress beginning from microsecond an
experimental setup is needed in which both the gate and drain stress voltages are
synchronised and stress time and terminal voltages are accurately controlled. Since it is
intended to apply stress on very small stress time scales there is always possibility of
transients or noise voltage being generated due to parasitic elements in the test circuit causing
unwanted device degradation. In a typical experimental setup 50.0 coaxial cables are
Chapter 4: Measurement Setup. Characterisation and Device Technologies
commonly used to connect the device to supply voltages and these cables can have
appreciable parasitic inductances. In the AC stress experiments which also involve applying
stress for short periods by switching the device between on/off states at high gate frequencies
with fixed OC drain voltage such transients have been reported [7]. It has been shown in
these experiments that when the device is switched at high frequencies (-500kHz) by
applying gate pulses, the parasitic inductance of source and drain cables can lead to
generation of large transient or noise, .1V, in terminal voltages equal to
.1V =L dI
dt
(4.1)
where L is wiring inductance and I is the switched current. This noise voltage superimposed
on actual stress voltage can cause enhanced device degradation [7]-[8]
To ensure that while applying stress voltages for small stress periods no setup related
transients are generated (as in the case of AC stress experiments out lined above) causing
spurious device degradation, an experimental setup with a special stress sequence is
implemented in this work. A specialised HPl6058A test fixture built for semiconductor
component testing with dual-in-line package holder for packaged devices is used. The stress
and measurement of devices are accomplished by using an HP4140B low current
picoammeter (pA) unit and an HP8160A pulse generator unit (PGU). The entire stress and
measurement cycle is implemented in LABVIEW graphics programming environment with
GPIB bus. In the experiments the stress time is automatically controlled on a log scale.
In the test setup the voltage source VA of the pico-ammeter unit is used to apply the gate
stress voltage and is also employed to trigger the PGU. The PGU trigger level is selected at
gate stress voltage and is programmed to generate a single pulse of desired magnitude and
duration. This single pulse, of duration which is the stress time for one stress cycle, is applied
to the drain terminal of the device, while source and substrate terminal are held at external
ground of the test fixture. The gate pulse is held on for approximately one second longer than
the drain pulse. This stress sequence helps eliminate any noise voltage at source or drain
terminals. Since the transient pulse voltage applied to drain is generated by the gate voltage,
this insures that when the drain voltage is applied the device is in the on state. The long gate
voltage rise time rate (-1VIs), short connecting cables and test fixture ground further help to
reduce the transient noise voltages.
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4.3 Test Circuit and Experimental Stress Voltage Waveforms
The basic schematic circuit for the experimental setup described in Sec. 4.2 is shown in Fig.
4.1. In the stress cycle the pA-VB arm of the circuit is switched off and PGU arm is switched
on connecting the drain terminal to POU. The VA source unit triggers the POU, which
generates a single pulse voltage of desired duration and magnitude. The source unit VA also
applies the desired stress gate voltage Vg,while stress drain voltage Vd is set by the triggered
POU. In the measure cycle the POU is switched off and the drain terminal is connected to the
pA-VB arm and the device ids-V,scharacteristics in the linear region with low drain voltage
Vds=O.IV (set by VB) are measured.
Fig. 4.1 Basic schematicof experimentalcircuit for the stressand measurecycles.
Figs. 4.2(a), 4.2(b) and 4.2(c) show the typical voltage waveforms measured at the gate and
drain terminals under Isubmax,Vg-V, and Vg=Vdconditions respectively with the drain stress
voltage Vd=7V. In this case a drain stress pulse for a period of Ius is generated. Similar
waveforms are obtained for other stress periods (not shown here). It is seen from Fig. 4.2 that
with this setup and stress sequence a pure d. c. stress voltage of duration as low as 1 us with
negligible noise can be generated. The drain stress pulse is generated when the gate stress
voltage for the corresponding stress condition is reached. This insures a good synchronisation
of the gate and drain stress voltages resulting in accurately controllable stress drain voltage.
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Fig. 4.2 Measured gate (thin dotted lines) and drain (thick solid line connecting circles) waveforms for
drain stress bias Vd=7V of IJ..l.Sduration under (a) lsubmax, (b) Vg-V, and (c) Vg=Vd stress conditions.
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4.4 Automated Measurement Setup
In order to achieve a good repeatability and efficiency of measurements an automated
measurement setup is integrated with test setup as described in Secs. 4.2 and 4.3. This
expanded setup enables stress and different measurements to be carried out on the device
under test (DUT). It is achieved using a Keithley 7001 switching system with a 4x5 low
leakage 7152 switching matrix. The use of a switching system enhances the functionality of
the test setup. and allows to perform stress as well as more than one characterisations without
having to manually change the test connections. In Fig. 4.3 a generalised block diagram of
this setup is shown.
.--- A,B,C: Instruments (pA. P
I. ~ etc.)A
I' ~ SIW: Switching System
OUT: Device Under Test
B rG'f
P
I A Controller/PC
B't ~
r---I C I' ~
-
S/W , r
I I 11
___.J
OUT
GU
Fig. 4.3 Blockdiagramof the automatedexperimentalsetup.
In Fig. 4.3 the different electrical systems like the HP4140B pA unit, PGU. Keithley 7001
switching system are connected to a common PC controlled GPIB interface. The outputs
from source units are connected to columns of the switching matrix while rows are connected
to device terminals. The outputs from these instruments are switched to rows connected to
source, drain, gate and substrate terminals. The switching configurations of the matrix will
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depend in general on the type of measurement performed. Fig. 4.4 shows switching matrix
configurations for stress, Lts-Vgsand charge pumping (Icp) measurements using the 4140B and
PGU units employed in this work.
GND VA VB PGU pA
Matrix Configurations
Stress: (lx5) (3x5) (2x4) (4x2)
Id-Vg:(lx5) (3xl) (2x4) (4x3)
Icp:(lxl) (5x3) (2x2) (5x4)
5 4 3 2
Fig. 4.4 Automated measurement set-up using switching matrix to carry out multiple type
measurementsused in this work.
In Fig. 4.4 the POU and source units VA of the 4140B are used to stress the device. source
units VA, VB and the pA unit of the 4140B are used for I-V measurement and the pA and
PGU unit are used for charge pumping measurements. The automated program to perform
stress and desired measurement has been implemented in LABVIEW graphics programming
language. The program automatically controls the switching configurations and all the other
aspects of the stress and measurements.
4.5 Characterisation Techniques
The injection of electron and/or holes causes damage to the gate oxide in the form of trapped
charge and interface states. In the early studies of the degradation behaviour of conventional
n-MOS technologies the degradation of transconductance, threshold voltage or interface
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charge measurement using charge pumping measurement were used as monitors of
degradation [1]-[3].
However with the introduction of LDD technologies, additional degradation mechanism
related to the increases in drain series resistance has lead to introduction of methods to
monitor this form of the degradation. These include monitoring linear drain current at high
gate voltage when the channel resistance is lower compared to series source-drain resistance
[5], [8], direct monitoring of series resistance increase using the L-Array method and
methods based on device characteristics measured in forward and reverse mode of operation
[6], [9]. In addition there have also been studies aimed at monitoring the damage in the LDD
region using charge pumping measurements [8]. [10]. This section reviews the
characterisation method used to monitor the LDD damage using both linear region drain
current degradation and charge pumping measurements.
4.5.1 Drain Current Characteristics
Both transfer characteristics (linear Ids-Vgs at Vds-O.l) and forward characteristics have been
used to characterise the hot carrier damage after the stress [11]. But measurement of linear
characteristics is normally preferred over forward characteristics. This is due to two reasons:
1) The measurement of forward characteristics involves the device operation in the saturation
region, which in itself can cause finite device degradation leading to erroneous measurement
of degradation of the device parameters, especially when degradation caused by stress itself is
small.
2) As the damage in the device is localised in the drain region, operating the device in
saturation region reduces the effect of the oxide charge on drain current [12]. Since the
carriers in the saturation (or pinchoff) region of the device are not confined to the surface, the
affect of the damage in this region on carriers is greatly reduced. This results in lower
measured damage than is actually present.
The measurement of linear characteristics eliminates both of these disadvantages, as no
saturation is present in this case. From the change in linear Ids-Vgs characteristics, degradation
in mobility and the series resistance can be extracted using L-array method [6]. A
methodology for analysing the degradation behaviour using this technique is presented in
Chapter 6.
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4.5.2 Charge Pumping
Apart from monitoring the degradation in device parameters extracted from I-V
characteristics as discussed above another method, which has proved very useful in
monitoring the degradation, is the charge pumping technique [4]. This method yields direct
information on the nature of the damage in the oxide. This section reviews the basic principle
of charge pumping techniques, different variations of the charge pumping method and its
application as a tool to study the hot carrier damage in MOSFETs. This technique has been
utilised in later Chapters for the analysis of the degradation behaviour after stress.
4.5.2.1 The Basic Principle
The basic setup for charge pumping method for the case of an n-channel device is shown in
Fig. 4.4 [4]. The source and drain are connected together and held at a small reverse bias or
grounded. The gate of the transistor is connected to the pulse generator unit and a series of
pulses of frequency f, base voltage (Vbase) and top voltage (Vlop) are applied.
The "charge pumping effect" occurs because of the recombination of electrons and holes at
the interface as surface potential is alternated between inversion and accumulation by applied
gate pulses. When Vlop is higher than the threshold voltage Vh the surface is inverted and
interface states are filled with electrons. When the base gate voltage Vbase is lower that
flatband voltage V fb the surface is accumulated and holes combine with electrons trapped at
interface at a rate given by frequency f of the applied gate pulse. This results in the charge
pumping effect. The sequence depicting the charge pumping effect for one gate voltage cycle
and the corresponding band diagrams are shown in Fig. 4.5.
The recombination of electrons and holes during one complete cycle is collected at the
substrate as charge pumping current called Icp. The interface charge, which recombines in one
cycle is proportional to interface state density and is given by [4]
Q =A qfO.t (E)dEss g I
(4.2)
where Ag is the gate area, q is the electronic charge, Oil is the interface state density
(measured in eV-1cm-2) and E is the energy.
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p-Si
Fig. 4.4 Schematic diagram of charge pumping setup.
To
ISID
• • • ••••
a b c d
a
V'OP --- _-'_--.
Fig. 4.5 Shows the energy band diagrams during the different stages when the gate pulse goes from
high to low: (a) inversion and filling of the interface states by electrons (b) near the flatband
condition, when the majority of the electrons remain trapped in the interface states (c) weak
accumulation. holes start to recombine with the trapped electrons (d) all the trapped electrons are
filled by the holes.
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Assuming the mean interface state density of <Dn> and energy range in the bandgap
~6'11s over which interface charge recombination occurs, where ~'I1s is surface potential
sweep between accumulation and inversion, the recombination charge Qss and the charge
pumping current Icp can be expressed as
(4.3)
(4.4)
where Nil=q<Dil>~"'s is the number of interface states per unit area. The energy interval in
the bandgap 6E which contributes to charge pumping current in general depends on electron
and hole capture corrections Oeand Ohrespectively, and time le, th available for electrons and
holes emission from interface states when the surface changes from inversion to
accumulation and visa-versa [4]. The values le and th depend on the rise and fall time of the
applied gate pulse. The general expression for Icpis given by [4]:
I =fA 2q<D. >kTln[v n.to 0 )112(t t )1/2]
cp g II th I e h e h
(4.5)
4.5.2.2 Constant Amplitude Charge Pumping Method
In this method the values of Vlop and Vbaseare varied to keep the gate pulse amplitude
constant, while Vlop is swept from deep in accumulation to deep in inversion. The
characteristic charge pumping curve for varying Vbaseand the corresponding pulse levels in
different regions is shown in Fig. 4.6. It is noted that for the case of n-channel devices as long
as V
10p
and Vbaseare lower than channel threshold voltage, V" or V10P and Vbaseare higher
than the channel flatband voltage VIb, Icpis zero. Since for the former case no inversion takes
place and for the later case there is no accumulation, so the net recombination at the interface
is zero. The charge pumping current is maximum, Icp.max,when VIOP is larger that V. and Vbase
is lower that Vlb. In this case the entire interface along the channel is swept from
accumulation to inversion when the gate voltage goes from Vbaseto VIOP and converse,
resulting in full charge recombination at the interface.
The transition regions in Icp values from low to high and high to low as seen in Fig. 4.6 are
caused by Icpcontribution from gate drain and source (LDD, or n+) overlap regions. Since,
from channel to source/drain regions the threshold voltage (VI) and flatband voltages are
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decreasing from maximum value in channel to minimum value corresponding to n"
source/drain regions, as illustrated in Fig. 4.7 for one junction.
.--
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;
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V",
Fig. 4.6 Schematic representationof n-channelconstant base charge pumping characteristics,VI and
Vrh are channel thresholdand flaiband voltagesrespectively.
Therefore, even when V~<VI-V AMP, there is a region under the gate and source/drain
overlaps where V.op is greater than the local threshold voltage and Vbaseis lower than the local
flatband voltage, marked by length MJ2 in Fig. 4.7. So, Icp current contribution leading to
rising transition region seen in Fig. 4.6 is obtained. Similar reasoning applies to the falling
transition edge in Fig. 4.6, here for V~> Vfb there are regions under the gate and
source/drain overlaps where Vbastwill be lower than the local flatband voltage leading to a
falling edge in the transition region in Fig. 4.6. The slope of transition region in general
depends on doping gradient of source and drain regions, the higher the LDD doping the
sharper the rise and fall in the transition regions [4], [11]. The general expression for Icp for
any pair of Vbas~ and Vlop- assuming that 6L is corresponding length of interface contributing
to charge pumping current, can be written as [4], [10]
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(4.6)
where W is device width. The value of maximum charge pumping current Icp,maxin Fig. 4.6 is
approached when dL -?4ff (effective channel length) and is given by
(4.7)
If the physical overlap region between the gate and source/drain is small compared to
channel, 4rr in (4.7) can be to first order replaced by the drawn gate length.
.~. ", .... . I
Fig.4.7 shows charge pumping of source drain regions.
4.5.2.3 Constant Base Charge Pumping Method
In this method the base pulse gate voltage is fixed at a sufficiently low value while VIOP is
varied from a low value to value greater than or equal to channel threshold voltage (VI) [10]-
[13]. The schematic characteristics for constant base charge pumping is shown in Fig. 4.8.
For Vtop lower than Y.. the charge pumping region is confined to source drain overlap
regions. The interface region contributing to the charge pumping current is determined by
two points along the interface for which Vlop is greater than or equal to the local threshold
voltage and Ybase is less that or equal to local flatband voltage. similar to the region marked
by length l!J..j2 in Fig. 4.7.
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As VIOP is increased the region of interface contributing to Icpstart to increase from deep in
source/drain regions towards the channel region and the charge pumping current starts to
increase. When VIOP becomes greater than or equal to channel threshold voltage VI, Icp
saturates and can be approximated by [10]
(4.8)
where M--ov is the length of interface in the source/drain regions contributing to Icpand is
slightly larger than the actual source drain overlap length due to charge pumping current
contributed by spacer region [8]. But to a first order it can be approximated as the gate
source/drain overlap length.
V,oo
Vb...,
VIb
VUocaJ
_--------- -........................................lcp"",
V,op
Fig. 4.8 Illustratesthe schematicsof constant basechargepumpingcharacteristics.
4.5.2.4 Application of Charge Pumping Method to Hot Carrier Characterisation
Both constant amplitude and constant base charge pumping techniques can be used for
characterising interface states and oxide charge created after stress. These methods have been
used for lateral profiling of interface and fixed oxide charge [12]-[15]. In this section a
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method to find trapped charge and increase in interface states after hot carrier stress is
described.
The application of hot carrier stress to device leads to the creation of localised damage region
near the gate/drain overlap, which leads to a change in Icp after stress. Increase in saturation
charge pumping current can be directly used to find an average increase in the density of
interface states, ~ih after stress using (4.6)
~I~N. = cp.mu
II fWLU.q d
(4.9)
where ~Icp,maxis increase in saturation charge pumping current and ~Ld is the length of the
interface region damaged by stress which can be approximated as width of peak electric field
profile for a particular stress conditions.
The creation of fixed charge after stress leads to a shift in the charge pumping curve along x-
axis in Fig. 4.8 [4], [12]. When positive charge is created the curve in Fig. 4.8 shifts to the
left due to reduced local threshold voltage and when negative charge is created the curve in
Fig. 4.8 shifts to the right due to an increased threshold voltage. In addition the creation of
interface states in a stressed device also leads to a left shift in Icp curve in Fig. 4.8. The
resulting change in charge pumping characteristics is shown in Fig. 4.9.
So any shift in Icp characteristics after stress is in general a result of damage caused both by
interface states and trapped charge. In order to estimate the trapped charge a charge
neutralisation procedure, where charge of opposite polarity to the trapped charge are injected
by applying appropriate stress voltages, is performed [12]. After injection the Icp curve
normally recovers as shown in Fig. 4.9 for the case of positive charge after stress, neutralised
by negative injected charge.
From Fig. 4.9 the shift, ~ V, in Icp curve after electron injection for a stressed device where
positive charge has been created can be used to get find positive trapped charge, QOI, created
after stress by following relation [12]
(4.10)
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where Cox is oxide capacitance per unit area. Similar arguments apply to the case when the
negative charge is created after stress.
-----Before stress
..--...--.-----..-----.After stress,Nitand positivetrappedcharge
-------- After negativecharge
_._ ........
Fig. 4.9 Behaviour of the constant base charge pumping characteristics after positive charge and
interfacestate creation and subsequentneutralisationusingelectron injection.
4.6 Details or the Device Technologies
The devices used in this study are n-MOSFETs, n+ poly-Si gate belonging to different
generation of technologies, optimised for 5V, 3V and 2V operation. The devices have a width
of 15J.1m. Table 4.1 summarises the different structural parameters for a particular
technology. In these technologies the conventional spacer isolation process is used in the n
and n" drain formation and is deposited from TEOS source.
The drain doping in the spacer region is low to moderate for 5V, 3V technologies. So these
technologies have been referred to as lightly doped drains (LDD, 5V) and moderately doped
drains (MLDD, 3V). For 2V technology the drain doping in the spacer region is very high
reaching Ix1018 cm·3 and has been referred to highly doped drain (HDD). It should be
mentioned that for all the devices the drain doping in the transition n region from channel to
n" drain is highly non-uniform and the values given in Table 4.1 are approximate figures in
the spacer region, where high electric field under stress is found from the simulations.
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Table 4.1
Technology Mask Effective Oxide Nsub (cm" NLDD (cm" Xj (urn)
Length, Channel Thickness,
L (JUD) Length, toll (A)
Len (JUD)
5V(lDD) 0.48-0.55 0.3-0.35 110-120 lxl017 1-2xI017 0.30
3V(lDD) 0.36 0.3 58-65 3-4xI0
17 4-5xI017 0.22
2V(HDD) 0.32 0.25 55-58 5xl0
17 8_10xl017 0.18
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CHAPTERS
EARLY STAGE HOT CARRIER DEGRADATION
5.1 Introduction
It is well known that high electric fields occurring at the drain junction of sub-micron
MOSFETs cause hot carrier degradation of devices. The ageing is caused either due to
generation of interface states at the silicon-silicon dioxide interface [1]-[3]. trapping of hot
carriers in the oxide (4). (5) or a combination of both. The gradual deterioration in the
transistor characteristics affects device lifetime and circuit reliability. Hence the prediction.
understanding and control of this phenomenon are important issues in very large scale
integration (VLSI) technology.
As summarised in Chapter 3 the long-term degradation behaviour of conventional devices has
been well studied and lifetime prediction models well established [1]. [6]. [7). However the
lightly doped drain (LDD) technologies show degradation behaviour that is markedly
different from that of conventional n' drain devices (8)-[12]. In that it has been reported that
these technologies show a two stage saturating/self-limiting behaviour observed after long
stress periods [8]. [12]. [13]. Since spacer region plays a significant role in determining
device degradation behaviour. studying the degradation of experimentally measured
parameters will help to qualitatively estimate its role in the device degradation. In particular
since the spacer region is very sensitive to the minute amount of hot carriers injection.
stressing the device for very short stress time scales will quantify the sensitivity of a
particular technology to this type of damage. Further from the point of view of technology
qualification and reliability prediction. it is equally important to study and understand the
effect of device scaling on device degradation behaviour.
As pointed out in Chapter I. one of the objectives of this work is to study the device
degradation behaviour for short stress time and its long-term evolution. This will allow an
understanding of initiation of hot carrier damage in these technologies and subsequent
behaviour of the damage under long-term stress. This Chapter presents the experimental
results of the degradation behaviour of 5V. 3V and 2V technologies whose details are given
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in Table 4.1. The devices are stressed under Vg-V" Isubamaxand Vg=Vd stress conditions with
stress time beginning from microseconds. The stress and characterisation is performed using
experimental stress setup described in Chapter 4. The degradation after stress is analysed by
studying maximum transconductance gm=dldsI'dVgs obtained from measured linear Ids-Vgs
characteristics at Vds=O.lV and linearly extrapolated threshold voltage VI.
S.2 Degradation Behaviour of SV Technologies
5.2.1 Transconductance (g...) Degradation
Figs. 5.1, 5.2 and 5.3 show maximum transconductance gm degradation behaviour for 5V
devices with effective channel lengths 0.5Jlm and 0.55Jlm under Isubmax,Vg-VI and Vg=Vd
stress conditions. From Fig. 5.1, 5.2 and 5.3, a deviation from the normal power law
degradation at stress time less that lOOms is apparent. The characteristic can be clearly
divided into two regimes.
0.1 Stress: I.~.
-0- l=O.55J1m5V, Vo=7.25V
-1:i.-l=0.5J1m 5V, Vc=7.5V
co
i
~
!
~
e
:fo
10
1
1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~
Time (s)
Fig. 5.1 Maximum transconductance (gm) degradation behaviour for O.55j.lffi.5V and O.5j.lffi.5V
technologies. The devices are stress under Isubma.conditions: (Vd=7.25V. Vg=2.9V. Vd=7.5V.
V,=3.1V).
It is noted that for all the stress conditions the initial rise in the degradation lasting up to
0.01-0.1 seconds is sharp. with slopes ofO.7-0.9 under Isubmax,0.5-0.6 under Vg=VI and 0.45-
0.6 under Vg=Vd conditions. In the second stage which corresponds to normally observed
power law behaviour there is a reduction of slopes to 0.2-0.28 for Isubmaxand Vg=VI
conditions following power law degradation behaviour.
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However it is noted from Fig. 5.3 that under Vg=Vd condition prior to the power law stage,
there is a region defined by a near saturation in the transconductance which lasts about two
decades from 0.1 up to 10 seconds. The long-term power law degradation under this
condition has lower values 0.IS-0.21. It should be noted that degradation slopes in general
are stress condition and technology dependent, and the values given here are the
corresponding to Figs. 5.1-5.3. It is also observed that in general for all the stress conditions
gmdegradation shifts on the time scale depending upon the drain bias and the technology. For
lower drain biases, the initial rise in degradation is shifted to the right on the time scale and
the magnitude of the degradation is lower.
C 10
0.-...
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CV... 1C)
Cl)
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';1. 0.1
Stress Vg-VI' Vd=7.25V
D 0.55J1m, 5V
o 0.5J1m,5V
D
CJD:)
o
Cl 00 III
D D CIllO
Time (s)
Fig. 5.2 Maximum transconductance (gm) degradation behaviour for 0.55).A.m,5V and O.5).A.m,5V
technologies. The devices are stressed under VCV( stress conditions: (Vd=7.25V, Vg=O.7V).
5.2.2 Threshold Voltage (Vt) Degradation
In Fig. 5.4 typical degradation characteristics of threshold voltage V, for 5V technology
devices are shown for different stress conditions. The threshold voltage has been obtained as
an extrapolation from the linear drain current characteristics at Vd=D·IV from the point of
maximum transconductance.
It is seen that during stage I, there is a wide scatter in the threshold voltage data under all the
bias conditions. In addition for all the stress conditions V, shifts are delayed to the onset of
the power law regime, i. e. after the saturation region. The slopes of the degradation are 0.2-
0.2S, 0.3-0.4 and 0.2-0.3 for Vg=Vd, Isubmaxand Vg-V, conditions respectively.
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Fig. 5.3 Maximum transconductance (gm) degradation behaviour for O.55J-tm. 5V and O.5J-tm. 5V
technologies. The devices are stressed under Vg=Vd=7V stress condition.
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Fig. 5.4 Linearly extrapolated threshold voltage V. degradation behaviour for O.5J-tm.5V devices. The
devices are stressed under lsubma.. Vg-V. and Vg=Vd• Vd=7V stress conditions.
5.3 Degradation Behaviour of 3V and 2V Technologies
5.3.1 Transconductance (g,..) Degradation
For the 3V and 2V technologies, the gm degradation behaviour under the three bias conditions
are shown in Figs. 5.5 and 5.6 respectively. It can be seen from Figs. 5.5 and 5.6 that the
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region of early stage degradation decreases as the devices are scaled. For 3V device the
duration of the early stage is much less as compared to 5V technologies. Whereas for 2V
technology as seen in Fig. 5.6 the early stage degradation has almost disappeared and instead
it is noted that gm degradation shows conventional power law degradation behaviour. In the
long-term power law regime, the degradation slopes are 0.37-0.42, 0.21-0.36, and 0.28-0.36
for Isubmax, Vg=Vd and Vg-VI stress conditions respectively. Under Vg=Vd stress condition, a
smaller saturation region also exists between the rapid initial rise and the power law regime
for 3V technology but is not observed for 2V technology device .
., ..,
100 3V Technology /J/C SressVd=5V
0 0 Vg-V,.- ~"/~ 0 1..-,.ca"C b Vg=Vdl! 10ens ~~o
b~ #0;/E
~
o Do lib
() It:I0 1 ~c:o
'*~
....
10" 10" 10'" 1002 10" 10° 10' 10
2 103 10·
Time (s)
Fig. 5.5 Maximum transconductance (gm) degradation behaviour for 0.36Ilm, 3V. The devices are
stressed under stress conditions: V,=V d, V,=2.3V(lsubm••)' Vg=O.6V(Vg- VI); Vd=5V.
In general, the damage in 3V and 2V devices is higher than in 5V devices as is apparent from
the magnitude of the gm degradations. In addition, in contrast to 5V technologies, under worst
case stress (Isubmaxcondition) saturation in degradation behaviour in long term stress is
observed for these technologies.
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Fig. 5.6 Maximum transconductance (gm) degradation behaviour for O.32j.Lm,2V technology under
different stress conditions. The stress biases are Vg=Vd'Vg=2.IV(lsubm.x),Vg=O.6V(Vg-V,); Vd=4.5V.
5.3.2 Threshold Voltage (V,) Degradation
In Figs. 5.7 and 5.8 the threshold voltage (VI) degradation for 3V and 2V technologies is
shown. The VI degradation slopes are 0.5-0.45 for 3V device and 0.6-0.65 for 2V device. An
important difference between the 3V and 2V devices as compared to 5V devices is that the
threshold voltage degradation is much larger in 2V and 3V technologies. In comparison to 8-
10% maximum VI degradation observed for 5V technologies, for 3V and 2V technologies a
much greater degradation in VI can be observed.
Further similar to gm degradation behaviour a long-term saturation of VI degradation (under
Isubmaxstress condition) for 2V and 3V technologies can be noticed. As the change in V( is
indicative of the damage in the channel region, implying that much greater damage in the
channel regions of 3V and 2V.
5.4 A Qualitative Model for the hot carrier degradation behaviour
As pointed in Sec. 5.1, the hot carrier degradation in LDD MOSFETs differs from n+ drain
MOSFETs because of the lightly doped drain and spacer oxide in the former. In LOO
MOSFETs hot carrier degradation is a combination of drain series resistance increase and
reduction of channel mobility [7], [12], [13]. [14]. The series resistance of the device
increases because the underlying silicon in the n- LDO region gets depleted due to charge
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injection into the spacer oxide. This causes a reduction in the transconductance of the
transistor due to a reduced current drive capability.
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Fig 5.7 Threshold voltage degradation for O.36J..1.m.3V technology under different stress conditions.
The stress biases are V,=Vd• V,=2.3V(lsubmu). VrO.6V(V,-V,); Vd=5V .
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Fig 5.8 Threshold voltage degradation for O.32J..1.m.2V technology under different stress conditions.
The stress biases are Vr Vd. V,=2.1 V(lsub'IIlIJI)'V ,=O.6V(V cV.); Vd=4.5V.
A model based on degradation regions shown in Fig. 5.9 can explain device degradation
observed above. The early mode degradation is initiated through damage in the spacer oxide
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marked Region 1 in Fig. 5.9. The quality of the oxide spacer is likely to be poorer than that of
the gate oxide, and therefore this region is most likely to be degraded at the initial stages of
the stress [8], [13], [15]. This leads to initial rapid degradation of gm degradation due to
increase in the drain series resistance degradation. As stress time increases, the damage to the
region under the gate (marked as Region 2 in Fig. 5.9) become significant and starts to
degrade the channel mobility. This is indicated by change in the slope of gm degradation
curves. Under long term stress, the degradation to channel mobility dominates the gm
degradation whereas series resistance degradation tends to saturate.
Gate
Fig. 5.9 A cross-sectionof WO regionshowingthe two damage regions.
This model of degradation is also supported by VI degradation observed for all the
technologies. Since no change in Vt during the early stage is observed, implies that damage
during this stage is very small in the channel region', while the damage in the spacer region
does not effect VI' This is due to the fact that spacer region is not under direct gate control
and the effect of the damage on Vt is not observed. The degradation in V. starts when the
damage to channel region becomes significant.
Further, the model is also consistent with the reduction in the early stage degradation for 3V
technology (Fig. 5.5) and near disappearance early stage degradation for 2V technology (Fig.
5.6). Since technology scaling is achieved by the reduction of channel length, oxide
thickness, source/drainjunction depth and device operating voltages [16], [17]. The reduced
operating voltage enables increase in LDD doping from lightly doped to moderately doped
drains (MDD) [18]. This has two consequences for hot carrier degradation behaviour. First,
due to reduced device dimensions and higher drain doping, the position of the peak electric
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~lIrflll'''nnt enlial in the vicinity of the drain junction. which will be will discussed in Chapters 7 and 9.
Chapter 5: Early Stage Hot Carrier Degradation
field, which is the underlying cause of hot carrier generation, shifts from spacer region
towards channel region [19], [20]. This causes more damage in channel region of the device
than in spacer region. Secondly, and more importantly, as a result of increased drain doping
(c. f. Table 4.1) for a fixed amount of the damage in spacer region the increase in drain series
resistance will be lower for scaled devices. Therefore, both these factors contribute to a lesser
increase in drain series resistance in 3V and 2V technologies as compared to that for SV
technologies. As a consequence, there is very little early stage gmdegradation in 3V and 2V
technologies as seen in Figs. 5.5 and 5.6. Further, as the peak electric field increases and
shifts towards the channel region, there is more damage in the channel region for 3V and 2V
technologies. The greater channel damage in these technologies implies more degradation in
channel mobility and gm[21], [7]. This is confirmed by larger gmand VI degradation for 3V
and 2V technologies as compared to 5V technologies as seen in Figs. 5.S, 5.6 for 2V and 3V
technologies and Figs. 5.1-5.3 for 5V technologies.
5.6 Summary
In this Chapter the degradation behaviour of experimentally measured parameters gmand VI
of different generations of graded drain technologies beginning from stress time in
microseconds is studied. Early stage degradation behaviour, deviating from conventionally
observed power law, with characteristics dependent on a particular technology is reported.
For 5V technologies a clear early stage lasting about lOOmsis observed, whereas the extent
of the early stage is reduced significantly for 3V technology while it disappears for 2V
technology. A qualitative model based on drain series resistance degradation due to damage
in the spacer region the early stage and mobility degradation due to damage in the channel
and the gate drain-overlap region is used to explain the results. These results give an
important insight into the early stage evolution of hot carrier damage of the different
technology generations. These findings highlight the importance of studying the spacer and
channel degradation and their relative contribution in determining the device degradation
behaviour. which is the focus of the study in the remainder of this thesis.
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CHAPTER6
ANALYSIS OF DEGRADATION OF 5V TECHNOLOGIES
6.1 Introduction
The mechanisms of device degradation in MOSFETs due to hot carriers are of considerable
interest to semiconductor industry. It is well known that large electric fields at the drain
junction generate hot carriers, leading to localized damage in the oxide and at the Si-Si02
interface. In order to reduce hot carrier effects, Lightly Doped Drains (LDD) are employed to
replace conventional n" drain in MOSFETs [I]. However, LDD MOSFETs suffer from
additional degradation mechanisms associated with the spacer oxide, whereby the hot carrier
damage in the spacer oxide by interface state creation and/or negative trapped charge can
deplete the underlying lightly doped n' region [2]. This leads to an increase in the drain series
resistance and degradation in device current carrying capability. On the other hand, the
damage in the channel region leads to the carrier mobility degradation due to Coulombic
scattering by trapped charge at and near the interface as in the case of conventional devices
[3]. Long term hot carrier degradation of LDD MOSFETs has been widely reported, but not
much work has been done to study the d. c. degradation behaviour for short stress time scales
(early stage). Studying early stage degradation behaviour is important, since under normal
operation it is likely that the device will suffer from this type of damage within very short
span of operation. Further for LDD MOSFETs, understanding the mechanisms of hot carrier
degradation in the oxide spacer region of LDD MOSFETs is an important aspect of device
reliability and process design. In this regard the work presented in Chapter 4 using stress time
of microseconds in sub-micron LDD n-MOSFETs showed a unique early stage deviation
from the power law behaviour, clearly identifying the damage in the spacer. A qualitative
model based on series resistance and the mobility degradation was put forward as an
explanation of the degradation behaviour of these technologies.
In this chapter a detailed analysis of 5V technologies is presented which supports the
degradation model proposed. The damage is first analysed by series resistance and the
mobility degradation extraction methodology, which is developed in this work, based on L-
array method using Moneda technique [4]. The evolution of hot carrier degradation of these
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technologies is presented for different stress conditions. namely maximum electron injection
(Vg=Vd), maximum substrate current (Isubmax)and maximum hole injection (Vg-V.). The
degradation of the drain series resistance and mobility is interpreted using separate models
for inversion and accumulation layer mobilities. This method allows a quantitative estimation
of the drain series resistance increase from very short stress time scales and an evaluation of
its impact on other device parameters such as transconductance. Further the magnitude of the
drain series resistance degradation determined using (his approach can be used in device
lifetime prediction [5].
It is shown that series resistance degradation shows a two stage saturating feature, with the
early stage lasting until lOOms.The mobility degradation is shown to dominate under long
term degradation while series resistance degradation tends to saturate. The nature of hot
carrier degradation in the early stage under the three stress conditions (Vg=Vd, Isubmaxand
Vg-V,) is investigated using alternate stress experiments and charge pumping measurements.
By measuring increase in charge pumping current, interface state generation in the spacer
region is investigated. Studying a correlation between extracted series resistance and interface
state generation identifies the relative roles of interface state generation and trapping. It is
seen that only under Vg=Vd condition a part of the damage is contributed by trapping
mechanism, while interface state generation is seen to be dominant cause of degradation
under the other two stress conditions. Further the causes of saturating series resistance
behaviour under the different stress conditions are discussed.
6.2 An Extraction Methodology for Series Resistance and Mobility
Degrdation
It is well established that degradation of an LDD MOSFET is caused both by the damage to
the spacer region and channel region [2], [5], (6). In order to accurately quantify the relative
roles of the two degradation mechanisms on overall device degradation an extraction
methodology is developed in this work. This method is based on L-array technique proposed
by Moneda et. al. [4].
The linear on resistance of the device is given by the sum of the channel resistance (Rehan)
and the source/drain series resistance (Rso)
(6.1)
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Incorporating the gate voltage modulated n' region resistance [7], [8] under high gate voltage
overdrive, RoN can be expressed as,
(6.2)
where Lefr = I....m-awn - Lll., aL is equal to the gate drain and source region overlap, VFB is the
average flat band voltage for the gate controlled n' region, !lerr and !lerf.acc are the effective
electron mobilities in the channel inversion layer and accumulation layers in the gate and
WD overlap regions respectively. RSD is the resistance of the rest of the ohmic LDD region
including the contact resistance, and is equal to the sum of the source and drain series
resistance (RSD = Rs + RD), (l is the body effect parameter, other parameters have their usual
meanings. It should be mentioned that RSD is also modulated weakly by the gate voltage
through fringing field. but this dependence can be ignored for the hot carrier degradation
studies.
A number of models exist for effective inversion layer mobility !lefr as a function of the gate
voltage resulting from the effect of the vertical electric field [9]. However, the conventional
well known universal relation proposed in [10] is a good choice as a first order
approximation, to model the behaviour with reasonable accuracy. Further it has been shown
experimentally [11], that the accumulation and inversion layer mobilities show a similar
universal behaviour at large effective fields. which correspond to a strongly inverted channel.
Therefore the gate voltage dependence of the accumulation layer mobility has a similar
functional dependence as that of the inversion layer mobility. if the expression for calculating
effective surface field is modified accordingly. Hence. the first order effective inversion and
accumulation layer mobilities can be modelled as
(6.3)
J..leff.acc = 1+av
p
J..lo (6.4)
Substituting J3=J..lCox WIL and substituting (6.3) and (6.4) in (6.2) after algebraic manipulation
yields
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(6.5)
where
(
V -V -ov JO(V .. ) = Vi FB ds and r = Le« /&
I' - VI -aVds
(6.6)
A regression of RON vs 1/(Vgs-VI-aV ds) has a slope, m, which depends on V gs through the
term O(Vgs), and intercept Rinf which also has a weak Vgs dependence through the gate
fringing field modulation of RSD. The term 8VFB« 1, as 8-0.08-0.1 for the MOSFETs under
study, therefore it can be safely neglected. Also, for measurements in linear region Vds ~ 0.1
and value of a is about 0.6 making the term aV ds ~ 0.06. For (Vgs - VI ) ~1 and for typical
values of (VI-VFB) < 1. the term B(Vgs) ~ 1. It is also notable that a +1- 10% variation in VI or
VFBdue to hot carrier inje~tion. which is the worst case condition for the devices within the
examined range. does not affect the preceding approximations significantly. Therefore. taking
upper bound for the second term in first square brackets in equation (6.5) as:
(6.7)
by ignoring the terms O(Vgs) and 8VFB. and neglecting any dependence of RSD on Vgs.
equation (6.5) can be generalised as
1 1 8R =-y +-y+R
ON f3 (V .. - VI -aVds) f3 so
(6.8)
where
1
y=I+---
Lrff/dL
(6.9)
is approximately equal to 1.26 for the devices under study. RON in equation (6.8) can be
interpreted as the sum of channel resistance of two MOSFETs with current drive parameters
~ and (Len/dL)f3. and the ohmic resistance ofLDD regions. RSD. It should be emphasised that
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equation (6.8) is strictly valid under strong inversion conditions where electron inversion and
accumulation layer mobility have similar effective field dependence.
By using equation (6.8) for RON, the drain current in linear region can be found from
Ios=VdJRON,giving
(6.10)
The linear regression of (6.8) gives for slope and intercept respectively,
1
m=y-
J3
(6.11)
e
Rillt = y~ + RSD (6.12)
Based on (6.2), (6.11) and (6.12), the degradation of Rso corresponds to the damage created
in the spacer region, and the degradation in slope m corresponds to the mobility degradation
indicating the damage in the gate-drain overlap/channel regions. The changes in Rso
correspond to changes in the drain series resistance Ro (~Rso=~Ro), since the damage is
restricted to the drain junction. The degradation in parameter ~ is affected by the degradation
of the accumulation layer mobility in the gate drain LDD overlap region and the inversion
layer mobility in the channel region.
From (6.11) and (6.12) for unstressed devices differing only in the drawn gate lengths, a plot
of m vls. L yields &, whereas a plot of RintvIs (L -&) gives e and Rso- After devices are
subjected to hot carrier stress, both ~ and Rintare found from equation (6.8). The degradation
in parameter ~ is caused by the channel mobility J.l with some contribution from Cox. In the
extraction of Rso from equation (6.12), it is assumed that the parameter e does not change
significantly after hot carrier stress as a result of charge created in the oxide. This assumption
is verified later by showing that the calculated and measured gm values match to a good
accuracy, after stress using e obtained for unstressed devices.
Differentiating equation (10) with respect to Vgs gives transconductance, gm,
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(6.13)
The percentage degradation in gmwith respect to that of an unstressed device, using (6.13),
after stress time t can be expressed as
L\gm(t)=1- (3(t)[iH +6(Vp - VI(O)-aVds)]+f3(O)Rso(O)(Vgs- VI(0) -aVdS)]2
(3(0) y(l+6(Vp -VI (t)-aVds)]+f3(t)RsD(t)(Vgs -Vt(t)-aVds)
(6.14)
where zero and t in parentheses denote initial values and values at time t respectively.
The hot carrier degradation of the measured gm (found as the maximum slope of LJs-Vgs
curves), and extracted parameters Rso and 13 are studied as a function of time and different
stress conditions beginning with very short stress time. The gm degradation values predicted
by equation (6.14) are compared with the measured values, obtained directly from Ids-Vgs
curves, and are shown to be in good agreement, validating the models and approximations
used.
6.3 Drain Series Resistance and Mobility Degradation
The analysis of the gm degradation behaviour has been carried out by extracting the series
resistance (Ro) and mobility (13) using the methodology described in Sec. 6.2. As was pointed
out, this technique enables separation of the damage in the spacer region from that in the
gate-drain overlap and channel regions.
In Fig. 6.1, 6.2 and 6.3 the degradation behaviour of extracted Ro and 13 (which represents the
mobility, u, degradation) along with measured gmdegradation are shown for devices stressed
under Vg=V" lsubmax and Vg=Vd conditions. For all the stress conditions a two stage Ro
degradation is clearly noticed. A sharp degradation in the early (first) stage, which lasts up to
lOOmscan be seen. From Figs. 6.1, 6.2 and 6.3, it can be seen that the gmdegradation can be
split into two components: a) degradation in the series resistance (Ro) due to the damage in
the spacer oxide in the early stage, and b) degradation in electron mobility (13) due to the
damage in n" LDD overlap region and channel region dominating at long stress time.
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The initial slope of Ro degradation lies between 0.45-0.55. In the second regime, the slope is
0.15-0.18 under Vg-V, and Isubmaxcondition, which agrees well with that reported by Waiter
et al [12]. Under Vg=Vd condition however, the slope is 0.05-0.07 and accounts for the
observed saturation in gm degradation in the second stage (Fig. 6.3). A small degradation in
Ro under Vg=Vd condition after about 100 seconds is also noticeable but this degradation
does not significantly affect ~ which has begun to be dominated by the mobility degradation
by this time. It is observed that under VrVd condition the mobility degradation is delayed in
comparison to Vg-V, and Isubmaxconditions. Further, the results of the Ro and mobility
degradation support negligible threshold voltage V, shifts observed during the early stage
(Fig. 5.4), as the majority of the damage in the early stage is located in the spacer oxide
outside the region of the gate control.
10~ 10"' 10-4 10-3 10-2 10-1 10° 101 102 103 104
Time (sec)
Fig. 6.1 Time dependence of the extracted drain series resistance Ro and mobility (~) degradation
aJong with experimental g," degradation under VCVI stress condition, Vd=7V for 5V technologies,
1..=0.55 and 0.48J,lm.
The ~ degradation observed under Vg-V, stress condition is consistent with results reported
in [13]-[16]. It has been shown that under Vg-V, stress, as a result of hole injection three
different types of damages are generated: hole trapping, interface traps and neutral electron
traps [17], [18]. While the hole trapping near the drain junction can lead to gm enhancement
due to channel shortening effect of the trapped holes [17], [18], in certain cases (including the
present) the net gmdegradation is determined by overall effect of trapped charge and interface
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Fig. 6.2 Time dependence of the extracted drain series resistance Ro and mobility (13) degradation
along with experimental gm degradation under lsubmaxstress condition, Vd=7V for 5V technologies,
L=O.55 and O.48J.1m.
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Fig. 6.3 Time dependence of the extracted drain series resistance Ro and mobility (13) degradation
along with experimental gm degradation under V,=Vd=7V stress condition, for 5V technologies,
L=O.55 and O.48J.1m.
states [16], [17], [19], [20]. The relative dominance of trapping over interface state creation
will depend in general on processing conditions, oxide quality and the position of trapped
charge and generated interface states. The gm degradation observed here under Vg-VI stress
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(even under Vg(=O.4V)<VI) is the result of dominant effect of interface states over trapping,
this effect will be further demonstrated in Sec. 6.5 below using charge pumping and alternate
stress experiments. This could be attributed to lesser number of oxide traps present in the
oxide layer for the devices investigated in this study.
6.4 Verification
The extraction procedure developed for the series resistance and mobility degradation is
verified by comparing measured 8m degradation obtained directly from Ids- Vgs characteristics
with that calculated by equation (6.14). The results of the measured and calculated gm
degradations under Vg-V" Isubmaxand V,=Vd stress condition are shown in Figs. 6.4,6.5 and
6.6 respectively. It is noted that in general a good match is obtained between measured and
calculated values. The calculated values exceed measured values by maximum of about 10%,
and the degradation in calculated and measured values fit to within 10% variation.
This variation could be the result of a number of factors: simple model used for the universal
mobility behaviour. the mobility degradation due to lateral field not being taken into account
and other simplifying assumptions made while deriving equation (6.14). But more
importantly, the trend in the degradation behaviour in the calculated and measured values is
reproduced to a good accuracy, which validates the parameter extraction procedure and
justifies the assumptions and models used.
6.5 Nature or Hot Carrier Degradation in Early Stage
It is well known that the type of carrier involved in hot carrier degradation depends on the
stress bias conditions [21]. [22]. Holes are predominantly injected under Vg-VI condition,
both electrons and holes under Isubmaxconditions, whereas electrons are predominantly
injected under V,=Vd condition. The damage due to hole injection can result in either hole
trapping creating positive charge or creation of interface states [14], (J7]. Of these two
mechanisms, only the creation of acceptor type interface states can lead to RD increase under
V.- VI (since the trapping of positive charge would create accumulation layer in the LDD).
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Fig. 6.4 A comparison of measured and calculated values of gmdegradation (using equation (6.14»
under V,- VI stress condition. Vd=7V. The results are shown for L--O.48,5V technology device.
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Fig. 6.5 Results of measured and calculated values of gmdegradation (using equation (6.14» under
lsubmu stress condition, Vd=7V. The results are shown for L=0.55 and 0.48, SV technology devices.
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Fig. 6.6 Results of measured and calculated values of gmdegradation (using equation (6.14» under
Vg=Vd=7V stress condition. The results are shown for L--D.55 and 0.48, 5V technology devices.
In experiment, since Ro degradation is observed under Vg-V, (Fig. 6.1) stress condition, this
implies that hole trapping is not a dominant degradation mechanism in the spacer oxide. The
Ro degradation under Isubmaxcondition also points to the damage by interface state creation,
as this mechanism is well known to occur under this condition [17], [23]. However, the
nature of degradation in the early stage under Vg=Vd condition is not evident, it could be
either due to electron trapping or interface state creation.
It has been reported that the hot carrier damage under Vg=Vd is dominated by electron
trapping [17], [18]. Therefore, it would appear that Ro degradation in the early stage for this
condition is also by electron trapping. However, on the other hand, from Figs. 6.1-6.3, it is
seen that the degradation slopes, magnitudes and duration of early stage are very similar for
all the three stress conditions. This supports the argument that degradation in early stage for
all conditions is predominantly by interface state creation. To further clarify this issue and
establish the dominant degradation mechanism in the early stage, two types of experiments
are performed. The first of these experiments involves alternate electron-hole injection [18]
and in the second set charge pumping (Icp) measurements after every stress cycle. While the
alternate electron-hole injection experiments can be used to quantify the role of trapping, the
charge pumping measurements can explicitly provide evidence of the damage by interface
state creation.
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6.5.1 Alternate Stress Experiments
In these experiments. stress and measurement cycles are performed under Vg=Vd=7.25V
condition followed by similar cycles under Vg-V" Ve=7.25V for the same stress period as the
proceeding stress cycle under V,=Vd• The stress time is applied on log scale and time on x-
axis is the total stress time including that of all the preceding cycles. Fig. 6.7 shows result of
the 8m degradation obtained under these conditions.
1
L=O.48pm, 5V
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C 10o--ca"0
t!s
•
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fft. 0.1
1~ 1~ 1~ 1~ 1~ 1~ 1d 1~ 1~ 1~
Time (5)
Fig. 6.7 The results of 8m degradation behaviour under alternate injection for Vg=Vd=7.25V and
V,-V" V,.=7.25V stress conditions. Each stress and measurement cycle under Vg=Vd condition is
followed by stress and measurement cycle under V.- VI condition. The stress cycle is started with
stress under V ,=V d condition. the time on x-axis is combined total stress time of stress under Vg=Vd
and VrVI stress conditions.
If trapping were the cause of degradation under V,,=Vd condition in the early stage, then hole
injection under V.- VI condition would lead to neutralisation of trapped electrons with holes,
which would result in a recovery of 8m degradation. From Fig. 6.7 no significant
neutralisation and recovery in 8m degradation during first Ims of the early stage is seen.
Between Ims-100ms a recovery in 8m degradation is noted which could be attributed to
component of electron trapping during this stage.
A significant recovery in 8m degradation is observed as shown in Fig. 6.8 only after the
device is stressed under V,=Vd stress condition for long (more than 1000 seconds) stress
time. This happens when sufficient electron trapping has occurred in the gate oxide under
long tenn stress to allow a significant recovery in gm degradation in subsequent stress cycle
91
Chapter 6: Analysis of Degradation of 5V Technologies
under V,-V, stress. It is also noted in Fig. 6.8 that under Vg-V, stress condition after
neutralisation (about 500 seconds) has occurred. the gm starts to degrade again as a result of
dominance of interface state creation. This shows that holes injected under Vg-VI stress
condition playa dominant role in interface state creation in comparison to trapping.
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Fig. 6.8 Results of g.. degradation for L=O.48J.lm,5V device first stressed under Vg=Vd condition for
12500 seconds. followed by stress under V,-VI for 2000 seconds, the drain stress voltage is 7.4V.
Further. from Fig. 6.1 it is noted that the saturation observed upto 10 seconds under Vg=Vd
condition disappears under alternate injection experiments. and instead an enhanced gm
degradation is observed after the electron injection stress cycle under Vg=Vd condition. The
disappearance of saturation for alternate stress experiments can be explained by the fact that
the degradation is now dominated by interface state creation under Vg-VI cycles. The
enhanced degradation observed. after early stage. for stress under Vg=Va cycle in Fig. 6.7 can
be attributed to neutralisation of trapped holes and the filling of the neutral electron traps
created in the oxide during previous hole injection cycle (24). The recovery in gm degradation
after stress cycle under V,-V, condition is due to neutralisation of electrons trapped in the
gate oxide during preceding stress cycle under Vg=V d condition by injected holes.
6.5.2 Charge Pumping Measurements
In the charge pumping measurements. the devices are stressed and Ids-Vgs measurements are
done for the three stress conditions as before, and after each stress period constant base
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charge pumping is performed as discussed in Chapter 4 Sec. 4.5.2.3 [25]. [26]. The gate of
the device is connected to a pulse generator (HP81l6A), and the source and drain are
grounded, while substrate charge pumping (Iq,) current is measured. A series of gate pulses of
frequency 100kHz is applied to the gate, with the base of the gate pulse (V gl) held constant
while high level (V",) is swept. Under this arrangement the effective charge pumping length
is determined by two points along the device whose flatband voltage is greater than or equal
to V,I and threshold voltage is less orequaJ to V,h (c. f. Fig. 4.7) [27]. By keeping Vg1 fixed ar
sufficiently low value and varying Vgb, the effective length of the device interface
contributing to charge pumping area is swept from deep in the drain/source region of the
device whose flatband voltage is V,I, to the middle of the channel where whole of the device
contributes to charge pumping. When V,h reaches threshold voltage corresponding to the
channel the charge pumping current saturates. For any value of Vgh. the charge pumping
current, Iq,. is given by (4.6)
(6.15)
where q is electronic charge, f is the gate pulse frequency, W is device width, Sl, is the length
of the interface region contributing to charge pumping current. From the increase in charge
pumping current at V,h level less than the local threshold voltage at the gate edge. the amount
of interface states created in the spacer region can be directly determined using (6.15)
(6.16)
where ~il is the increase in interface states after stress and factor oU2 in the denominator
accounts for the fact that the damage occurs only in the drain region.
In the experiments the increase in Iq, current for different Vgil values lower than threshold
voltage at the gate edge (which was determined from simulations to be about -1.2V) is
compared with the corresponding Ro degradation. The value of V,I for the measurements was
fixed at -8V. Fig. 6.9(a) shows under V,-V" lsubmaxand V,,=Vdstress conditions the increase
in constant base charge pumping current for Vgil levels correlating very closely with
corresponding Ro degradation in Fig. 6.9 (b). This implies that Iq, increase in Fig. 6.9(a) is
due to interface states created in the spacer region.
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The acceptor like states below the Fermi level in the n-LDD region will get negatively
charged by acquiring electrons, leading to the depletion of the LDD region, and therefore to
an increase in RD. It is postulated that these states are distributed in a Gaussian type profile,
with a peak around the middle of the band-gap [29], as shown in Fig. 6.10. Thus, when the
interface is negatively charged, the energy bands will be bend upwards, leading to the de-
trapping of part of the interface states. However, it is argued that with the increase in stress
time, the density of the interface traps will also increase proportionately, so that there is a
significant fraction of interface states below Fermi level to create the negative charge, as
shown in Fig. 6.10, leading to a continuous increase in the RD.
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Fig. 6.9 (a) Increase in charge pumping current (Iq,) under Isubm",,' Vd=7.35V, V,=Vd=7.6V. and ':',.-'1"
Vd=7.6V stress conditions. (b) Increase in the drain series resistance (Ro) for the devices m Fig.
6.9(a).
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Fig. 6.10 Schematically shows the distribution and occupancy of the acceptor-like states, in the upper
half of the bandgap, generated in the spacer region after hot carrier stress.
It is seen from Fig. 6.9(a) that negative VIh level for which Icp increase correlates with Ro is
largest under V,=Vd stress condition and lowest under VI-V, stress condition. This indicates
that, under V.=Vd stress condition the damage occurs farthest into the spacer region from the
gate edge while it is closest to the gate edge under V,-V, stress condition. This conclusion is
also confinned by simulated electric field for the devices studied in the experiments. The 20
device simulator MEDICI [28] with energy balance module is used. Fig. 6.11 shows lateral
electric field profiles for the drain voltage fixed at 7V and the gate voltages emulating
different injection region from V,-V, through Isubmax to Vg=Vd. From Fig. 6.11 it is seen that,
for fixed drain voltage, as the gate voltage is increased the location of peak electric field
shifts to right into the spacer region due to the effect of vertical field. Thus the region of
maximum hot carrier generation shift to deeper into the spacer region as the gate voltage is
increased confirming results of Fig. 6.9(a).
1be Nil generation under VI-V, and Isublllll stress conditions seen in Fig. 6.9(a) shows two
stage time-saturating characteristics. Under V,=Vd stress condition it can be seen that after
early stage a saturation between 0.01-10 seconds followed by Nil generation in the second
stage with much lower rate. The long term saturating Nil generation characteristics under
VI-V, and lsublllll condition can be attributed to finite number of defect precursors in the
spacer region [29].
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Fig 6.11 MEDICI simulated electric field profiles at the interface for different stress conditions the
drain voltageis fixed underVd=7V.
However under Vg=Vd stress condition two stage Nit generation, with markedly different
rates, separated by saturation region suggests two different interface state generation
processes. The first process, which is very efficient in Nit generation is dominant during early
stage and saturates very quickly, while the second mechanism which has lower rate of Nit
generation leads to small degradation during long stress time. Degradation processes in which
hot electron induced hydrogen release and creation acceptor type interface states play a
crucial role is expected [23], [30]. In particular a greater role of hydrogen in early stage is
expected when the rate of degradation is high.
In Fig. 6.12, the increase in Ro vs. ~Icp (increase in interface states) taken from Figs. 6.9(a)
and 6.9(b) is shown. The correlation between ~RD and ~Icp increase seen in Fig. 6.12
highlights the role of Nit generation in the spacer damage. It is seen that nearly linear (slope:
0.8-0.85) relationship between l1Ro and ~Icp under Isubmax and Vg-Vt stress conditions clearly
imply dominance of interface states generation in RD degradation during all the stages of
degradation.
Under VrVd condition it can be observed from Figs. 6.9(a), 6.9(b) and 6.12 that initially Ro
degrades by Nit generation. But between Ims-tOms in the early stage there is more Ro
degradation than Nit generation (slope greater than one in Fig. 6.12). This additional Ro
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degradation can be attributed to trapping, which has been well known to occur under this
stress condition. This implies that under Vg=Vd condition, damage in the early stage occurs
by a combination of Nil generation and electron trapping. In the second stage after Ro
saturation upto 10 seconds it is seen that the small but finite increase in Ro is due to Nit
generation. It is emphasised that these conclusions are valid only for technologies studied in
this work.
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Fig. 6.12 The Ro degradation vs.1q, (NJ increase for the devices stress in Fig. 6.9, the time scale for
which trapping is dominant under Vg=Vd stress condition is also highlighted
Thus, it is noted that under different stress conditions the majority of the damage in the
spacer oxide occurs in the form of interface state creation. These results agree with the study
of hot carrier degradation on CVD oxides in [30], [31]. The authors have confirmed that such
oxides are more susceptible to the damage by interface state creation than by electron
trapping. The degradation by higher generation of interface state in CVD oxides than by
trapping could be accounted for by more hydrogenation during CVD process leading to larger
density of hydrogen passivated Si dangling bonds at the interface in the spacer oxide.
6.5.3 Hole Trapping and Interface Stale Generation Under Vg-VI Stress Condition
While the hole trapping is known to occur under Vg-Vt stress conditions, however for the
devices under study it is observed that 8m degradation (decrease) even under Vg-Vh although
the magnitude of 8m degradation under Vg-VI condition is lower than that under Isubmax
97
Chapter 6: Analysis of Degradation of 5V Technologies
conditions under long term stress (Fig. 6.1). This points to the dominant role of interface
states creation over hole trapping under V,,-V, for the technologies under investigation. This
role of interface state generation over hole trapping is further investigated by constant base
charge pumping measurements described in Sec. 6.5.2. In Fig. 6.13 the constant base charge
pumping characteristics are shown for unstressed devices, devices stressed are under Vg-V,
and Isubmaxconditions at Vd=7.25V for 6000 seconds stress. This is followed by electron
injection under V,,=Vd=7.5V condition, for 2 and 10 seconds for the device stressed under
Vg-V" and for 10 seconds for the device stressed under Isubmaxcondition.
7.0.10·" -(A)-
6.0x10·'·
-- Unstressed Before I.......
-0- Stre .. I...... t=6e3s
5.0x10·'o
-- Stress V,=Vd 1=10s
-(8)-- 4.0x10·" -T- Unstressed Before Vg-V.et -0- Stress V. -V. t=6e3s-Do 3.0x10·" --- Stre .. V,=Vd t=2s_u
2.0.10·"
-+- Stre.. V.=V d1=10.
1.0x10·'o
0.0
-8 -6 -4 -2 0 2 4
v; (V)
Fig. 6.13 Constant base charge pumping (Iq,) characteristics of: (A) unstressed device before stress
under 1....,,_ condition (square), device stressed under IlUbllllll condition at Vd=7.25V for 6000 seconds
(circle), electron injection (after stress under IsubrnaAcondition) for 10 seconds under V,=Vd=7.5V (up
triangle), (B) unstressed device before stress under V,-V. condition (down triangle), device stressed
under V,-V. condition at V.r:7.2SV for 6000 seconds (diamond), electron injection (after stress under
V,-V. condition) for 2 seconds (star) and 10 seconds (plus) under V,=Vd=7.5V.
It is noted that under both the conditions the Iq, characteristics shift to the left due to the
effect of interface charge and/or trapped positive charge [27]. However, it is seen from Fig.
6.13 that although the change in Iq, current in saturation is marginally higher under Isubmax
condition than under V,-VI stress, the left shift of Iq, characteristics is significantly more for
stress under Vg-V,. This is a characteristic shift due the presence of trapped positive charge
[27].
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Fig. 6.14 Constant amplitude charge pumping characteristics for same set of experiments as in Fig.
6.13. The gate pulse frequency is 100kHz, and the magnitude of the charge pumping amplitude is 4V.
It should be mentioned that normally if there is a large positive trapped charge near the drain
junction, a shoulder in Iq, characteristics is seen (as discussed in Sec. 4.5.2.4, Fig. 4.9). But
this shoulder is made less prominent in Fig. 6.13 due to dominance of interface states in these
technologies for stress under Vg- VI condition. The shoulder in Icp characteristics is more
apparent for the case of constant amplitude charge pumping [27] characteristics shown in Fig.
6.14 for the same set of measurements as in Fig. 6.13. This is due to the fact that in Figs. 6.13
and 6.14 for the same Vgh level the Iq, value for constant amplitude case is lower due to lesser
charge pumping area probed than for the constant base charge pumping case.
The hole trapping under Vg-VI condition is further evidenced by right shifting of the charge
pumping curve in Fig. 6.13 after brief electron injection phase for 2 seconds under Vg=Vd
stress condition due to neutralisation of trapped positive charge by injected electrons. A
similar behaviour is also noted in Fig. 6.14. On the other hand, a similar electron injection
phase after stress under Isubmax condition shown in Figs. 6.13 and 6.14 does not show any
significant shift in the charge pumping characteristics even after 10 seconds.
The estimates of relative magnitude of trapped positive charge and interface states created
under Vg-VI stress condition can be determined from the shift in charge pumping curve after
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neutralisation of trapped holes using electron injection under V g=V d stress, and increase in
charge pumping current in saturation using (4.10), (4.9) [25], [26]:
(6.17a)
N. = Mep.m ...
" Wt:A1'q ULd
(6.l7b)
where QOI is the trapped charge per unit area, !faVgh is the shift in the charge pumping curve
after electron injection under Vg=V d stress condition for a given Iepvalue, Cox is the oxide
capacitance per unit area, Nil is the increase in interface states per unit area, !falep,maxis the
increase in saturation charge pumping current after stress, W is the device width, f is the gate
pulse frequency, ~ is the hot carrier damage length and q the electron charge.
In order to determine positive trapped charge after stress under Vg-V, condition, the value of
!1Vch in equation (6.17a) has to be determined when hole neutralisation upon electron
injection has occurred. This can be determined by noting from Fig. 6.13 that the lepvalues in
saturation under lsubmax and Vg-VI stress conditions are nearly equal, so the left shift of lep
curves after stress due to interface states alone should be approximately the same for both the
stress conditions, since there are no positive charge created under Isubmaxcondition. Therefore,
as seen in Fig. 6.13 the electron injection for 2 seconds after Vg-V, stress shifts the lepcurve
to the right and merges (for Vgl<O) with that under lsubmaxcondition.
This indicates that at this point positive charge neutralisation is complete. The electron
injection for a longer time period than 2 seconds after stress under Vg-VI condition further
shifts the Iq,curve to right as a result of filling of neutral electron traps that are created during
stress under V,-VI stress condition [24]. Therefore, from Fig. 6.13, for stress under Vg-VI
condition for 6000 seconds and using maximum Vgh shift value of about 0.5V, after electron
injection for 2 second, the maximum positive trapped charge, Qat, value of 8.739xlO
I1
cm·
2
is
obtained. Whereas, using the value of l1Lci approximately equal to the gate drain overlap
(-500"\) length and the increase in charge pumping current in saturation an average interface
state, Nih value of 3.662xlO'2cm·2 is obtained. Further, from Fig. 6.13 for stress under Isubmax
condition for 6000 seconds using increase in charge pumping current in saturation a Nil value
of 4.827xlOI2cm·2 is obtained.
100
Chapter 6: Analysis of Degradation of SV Technologies
From the values of Qot and Nil obtained under Vg-VI stress condition it is seen that the
average value of interface states created is approximately four times the maximum value of
the trapped positive charge. This could account for a reduction in gmseen after stress under
Vg-VI condition. This effect will further be enhanced since it is possible that not all of the
hole trapping is occurring at the drain channel junction and interface states are also created
alongside the trapped charge [16] which reduces the effect of trapped charge. Therefore, the
channel shortening effect of hole trapping [17], [18] on the linear drain current or gm is
reduced and degradation (instead of increase) in gmor the linear drain current is observed as a
result of increased carrier scattering due to the effect of trapped interface charge.
From the results of the calculated Nil values from Iq, measurements, it is noted that the
interface state generation under Vg-VI stress conditions is lower than under Isubmaxstress
condition. This is also confirmed by results in Figs. 6.1 and 6.2, where a lower gm
degradation for stress under V,- VI stress than under Isubmaxcondition is noted. In Fig. 6.15 the
result of gmdegradation for the same sequence of stress experiments as in Figs. 6.13 and 6.14
are shown. It is noted that the sudden rise in gmdegradation for electron injection after stress
under Vg- VI condition is a result of trapped positive charge neutralisation and filling of
neutral electron traps. On the other hand, there is no significant change in gmdegradation for
electron injection after stress under lsubmax condition consistent with results of Icp
measurement shown in Figs. 6.13 and 6.14.
6.6 Saturating Series Resistance and Spacer Oxide Degradation
In the previous section it is argued that the early stage hot carrier damage is dominated by
interface state generation under Vg-VI and Isubmaxstress conditions, while it occurs by a
combination of the interface state generation and trapping under Vg=Vd condition. However,
the causes of long term saturation in the series resistance degradation behaviour remain
unclear. In this section long term spacer oxide degradation behaviour under different stress
biases is examined. It has been reported that hot carrier degradation of LDD n-MOSFETs
shows a saturating behaviour after long stress time [32]-[36], [29]. This saturating behaviour
has been attributed. variously. to the increase in barrier height to injection as a result of
already injected carriers [32]. shift in location of the peak electric field due to localised
trapped charge [33]. saturating nature of degradation length [36] or saturation [29] of
available defect precursors. like hydrogen passivated Si bonds and other defect sites that exist
near the Si-Si02 interface.
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Fig. 6.15 Results of gmdegradation for the sequenceof stress experiments shown in Figs. 6.13 and
6.14.
In Fig. 6.16 the results of Ro degradation behaviour at different drain biases under different
stress conditions are shown. It is seen that the magnitude of Ro degradation in the early stage
depends on the stress bias thus, the larger the stress bias, the more the damage in the early
stage. The Ro degradation behaviour under Vg-VI and Isubmaxconditions is very similar in the
second stage. This is also evident from Icp.max increase seen in Fig. 6.9(a) for these stress
conditions. This implies that Ro degradation due to the damage in the spacer oxide continues
to occur by interface state creation. Chung et. al. [37] have also confirmed this conclusion,
where they have shown that, under Isubmaxcondition, the damage in the spacer oxide is
dominated by interface state generation. It is also noted from Fig. 6.16 that the Ro saturation
under Vg-VI and Isubmaxtends to reach the same level after long stress time, although the
saturation level under Vg-V, stress condition is slightly higher than that for the corresponding
Isubmaxcondition. Further, under both these conditions, the Ro degradation shows a gradually
saturating behaviour instead of a threshold level for saturation.
The saturation mechanisms proposed in [32], [33] cannot account for the observed saturating
behaviour in these devices. Firstly, the barrier height to injection is not significantly affected
during stress under Vg-VI and Isubmaxconditions, since most of the created acceptor type
interface states will not be charged during stress under these conditions. This is because the
Fermi level close to the drain is separated from the conduction band for Vg=:; Vd12 stress
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conditions. So, the alteration of barrier height to injection [32] or shift in the position of peak
electric field [33] as a probable cause of saturation of Ro degradation under Vg-V, and Isubmax
can be discounted.
The saturation by inversion of n' LDD region [35] also cannot account for the observed Ro
degradation behaviour, as such a mechanism would imply a threshold level for saturation,
after which no degradation will be observed when the n' LDD region is inverted. The slowly
saturating Ro behavior under Vg-V, and Isubmax conditions suggests a degradation mechanism
in which the rate of degradation depends on the number of defect precursors available for the
damage in the spacer region as proposed in [29]. There are a finite number of defect
precursors available for the damage in the spacer region: as the density of the available
precursors is depleted with the damage, the rate of interface state creation is reduced which
eventually leads to a saturation in Ro degradation.
The increased barrier height to injection under Vg=Vd stress condition, due to negative charge
in the oxide, is one of the contributing factors to the saturation, observed until about 10
seconds of Ro degradation under this condition. Since the majority of the created interface
states under this condition will be charged in addition to the negatively trapped charge this
negative charge will repel further injection of electrons, leading to a saturation effect.
1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~
Time (s)
Fig. 6.16 Evolutionof the drain series resistance(RD) degradationfor the three stress conditionsunder
differentdrain biases.
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It is seen from Fig. 6.16 that under long term stress there is a small but finite increase in Ro
degradation after about 100 seconds under Vg=Vd conditions. The same effect is also
observed in Fig. 6.9(a) where a small increase in Iq"maxin long term stress is seen, as pointed
out in Sec. 6.5.2. This increase in Ro degradation after saturation under Vg=Vd stress
condition could be correlated with an increase in Icp,maxseen in Fig. 6.9(a), implying that in
the long term degradation the damage occurs by a lower rate of interface state generation as
seen in Fig. 6.9 (a).
From the study of Ro degradation behaviour it is found that the hot carrier degradation of the
spacer oxide shows different characteristics than that of grown oxide. In particular, lesser role
of trapping under Vg-VI and Isubmax conditions is observed as seen from Ro degradation
curves and increase in charge pumping current measurements, although this mechanism is
well known to occur for the gate oxides [17], [18]. The power law degradation observed for
the gate oxides have exponents usually between, 0.3-0.5 under all bias conditions, but Ro
degradation by the damage in the spacer oxide shows a saturating two stage degradation with
slopes of 0.4-0.5 in the early stage and 0.15-0.18 in the long term degradation. Based on the
discussion above, the mechanisms of hot carrier degradation of LDD n-MOSFETs under
study can be summarised as follows:
1. Hot carrier degradation in the spacer oxide proceeds in two stages. In the early stage,
the degradation begins by interface state creation for all the three stress conditions.
The amount of degradation in this stage depends on hot carrier injection fluence into
the spacer oxide, more the injection flux larger the degradation. In the second stage,
although the degradation still continues to occur by interface state creation, the rate is
lower compared to that in the early stage.
2. During the second stage between 1-10 seconds, the damage starts to become
significant in the gate oxide above the n' LDD and channel regions, which begins to
degrade the accumulation layer and inversion layer mobility.
6.7 Summary
In this chapter the detailed degradation behaviour of 5V technologies is presented. A
methodology is developed that de-couples the increase in the drain series resistance from the
mobility. The results of the drain series resistance degradation demonstrate a two stage
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saturating degradation in the spacer oxide, while the mobility degradation by the damage in
the gate oxide dominates in the late stage. The nature of hot carrier degradation of the spacer
oxide beginning from microseconds is investigated using alternate injection experiments and
charge pumping measurements. It is seen that under V g- VI and Isubmaxstress conditions, the
damage by interface slate generation shows two stage saturating characteristics. Under Vg=Vd
stress conditions the contribution of both interface slate generation and trapping is observed
consistent with previous studies, while under V g- VI and Isubmaxstress conditions the damage
is reported to be dominated by interface slate generation. It is observed that the magnitude of
the damage in the early stage depends on the stress bias, implying that the amount of the
damage depends on the hot carrier injection fluence. The saturation of the drain series
resistance under V g- VI and Isubmaxstress conditions is attributed to a finite number of defect
sites available for the damage in the spacer oxide and depletion of these defect precursor with
the hot carrier damage leads to saturating behaviour.
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CHAPTER 7
DEGRADATION OF 3V AND 2V TECHNOLOGIES· THE
REDUCING EXTRACTED SERIES RESISTANCE
7.1 Introduction
The conventional LDD technologies optimised for 5V operation have been very successful in
reducing the hot carrier degradation in submicron regimes. However, as the channel lengths
are pushed into sub-half micron regime, device scaling requires, along with the other device
dimensions, proportionately scaled operating voltage to meet power and reliability (hot
carrier and gate oxide) requirements. This has led to a generation of new technologies, with
3V, 2V based operating voltage standards. Conceptually these technologies are similar to
LDD technologies, apart from the fact that the LDD and channel doping for these
technologies is much higher than for the 5V generation and they may have specially
engineered drain doping profile, for example GOLD [1] or LATID [2] etc. However, they
still retain conventional spacer isolation in their fabrication process flow, with the
source/drain transition regions offsetting the n+ region from the rest of the source/drain
structure.
Because of this transition region and the existence of the spacer for isolation, these
technologies are still very much susceptible to degradation associated with series resistance
increase [2]. Although, due to higher drain doping in the transition region, this degradation is
expected to be considerably lower than that for 5V technology reported in Chapter 6. On the
other hand, due to reduced channel length and operating voltage the peak electric field in
these technologies is expected to be higher, causing more damage in the channel region.
Therefore, in the optimisation of these technologies, the relative roles of the channel and
spacer damages need to be quantified and carefully monitored.
In this Chapter, following the series resistance and mobility degradation extraction
methodology used in the analysis of hot carrier degradation of 5V technologies, the results of
the degradation behaviour of 2V and 3V technologies are presented. It is seen that for these
technologies the conventional series resistance and mobility extraction procedure results in
Chapter 7: Degradation of 3V and 2V Technologies-The Reducing Extracted Series Resistance
reducing extracted series resistance. This is demonstrated to be due to the dominance of the
channel damage as a result of scaling. The analysis of the effect of scaling on peak electric
field and the extent of the damage in the channel region show that in these technologies there
is a significant deviation of universal mobility behaviour as seen in the broadening of the gm
degradation after stress. This deviation in the universal mobility behaviour is the origin of
factitious reducing extracted series resistance obtained with conventional extraction
methodology of Chapter 6. This highlights the need for a new extraction methodology,
incorporating the effect of damage in the channel region on universal mobility behaviour.
7.2 Series Resistance and Mobility Degradation
The series resistance and mobility degradation is extracted using the methodology based on
(6.8):
lIe
R =-y +-y+R
ON f} (V p - VI - a.V<Is) f} SD
(7.1 )
An extraction procedure similar to that outlined in Sec. 6.2 is followed. The value of the
parameters e and Rso are extracted for each technology using the L-array method and, are
used in (7.1) to obtain the drain series resistance and the mobility (f}) degradation.
7.2.1 Series resistance and mobility degradation of 3V technology
The typical degradation behaviours of Ro, mobility (f}) along with measured
transconductance for comparison are shown in Figs. 7.1, 7.2 and 7.3, for Vg-V" Isubtnaxand
Vg=Vd stress conditions respectively. In contrast to the results obtained for 5V technologies,
it is noted from Figs. 7.1-7.3, a reducing extracted series resistance (negative percentage
degradation) for all the stress conditions. It is seen that initially, depending upon the stress
condition there is a small but finite increase in RD. But as the mobility degradation becomes
dominant, the extracted series resistance starts to decrease. Further, the comparison of gmand
mobility degradation, shows that for all the stress conditions mobility degradation follows gm
degradation very closely, implying that in these technologies mobility degradation, and hence
damage in the channel region, plays a dominant role in determining the device degradation.
For Isubmaxcondition, where hot carrier damage is maximum, a long-term saturating behaviour
in gm and mobility degradation is seen, which could be attributed to the finite number of
110
Chapter 7: Degradation of 3V and 2V Technologies-The Reducing Extracted Series Resistance
defect precursors available for damage. Further. as discussed above. due to higher doping in
the LDD region in these technologies (c. f. Table 4.1), a lesser series resistance degradation is
expected. However. the reduction in the extracted series resistance is not clear at this stage
and is a matter of discussion in Sec. 7.3 below.
e Vg-V,. VrsV 50 o RD ~~ 0 gm r#odGiPoca 10 6'C
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Fig. 7.1 Extracted drain series resistance (Ro). mobility (~) along with maximum experimental gm
degradations for O.36JA.m. 3V technology device stressed under Vg-V,. Vd=5V condition.
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Fig. 7.2 Extracted drain series resistance (RD). mobility (~) along with maximum experimental gm
degradations for O.36JA.m. 3V technology device stressed under Isubmax.Vd=5V condition.
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Fig. 7.3 Extracted drain series resistance (Ro), mobility (f3) degradation along with maximum
experimental gm degradation for O.36j.lm, 3V technology device stressed under Vg=Vd=5V condition.
7.2.2 Series Resistance and Mobility Degradation of 2V Technologies
The typical extracted series resistance, mobility and maximum experimental gmdegradation
behaviours using (7.1) for 2V technologies under Vg-V" Isubmaxand Vg=Vdstress conditions
are shown in Figs. 7.4, 7.5 and 7.6 respectively. It can be noted that, similarly to 3V
technologies, a reduction in extracted Ro is obtained. In this case, however, the worst case Ro
reduction is much greater than that for the 3V case. It is noted that in general the amount of
degradation depends on the stress condition and is maximum for Isubmaxstress and is lowest
for Vg=Vd stress condition. Further, it is noted that, like 3V-degradation case, mobility
degradation follows experimental gmdegradation and a long term saturation in both gm and
extracted mobility degradation is also observed.
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Fig. 7.4 Results of extracted drain series resistance (Ro), mobility (~) along with maximum
experimental gon degradation for O.32J,1m, 2V technology device stressed under Vg-V" Vd=4.SV
condition.
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Fig. 7.S Results of extracted drain series resistance (Ro), mobility (~) along with maximum
experimental gm degradation for O.32J,1m, 2V technology device stressed under Isubmax,Vd=4.5V
condition.
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Fig. 7.6 Results of extracted drain series resistance (Ro), mobility (~) along with experimental gm
degradation forO.32J..1.m,2V technology device stressed under Isubm... Vg=Vd=4.5V condition.
7.2.3 A Discussion on Reducing Series Resistance
One of the key difference in the degradation behaviour of 5V technologies and that of 2V and
3V technologies, also noted in Chapter 5, is that VI degradation observed for 2V and 3V
technologies is much higher than that for 5V technologies. This is seen in Fig 7.7, in which
experimental VI degradation for 5V, 3V and 2V devices under Isubmax stress condition are
compared. It is noted that for a device under stress as the operating voltage and channel
lengths are reduced, the corresponding VI degradation increases, implying greater damage in
the channel region with scaling.
This increase in VI can also be correlated to the stress time when extracted RD degradation
starts to reduce for 3V and 2V devices, as seen in Fig. 7.8. In Fig. 7.8 the normalised change
in Ro is shown for the devices in Fig. 7.7. It is seen from Figs. 7.7 and 7.8 that for 5V
technologies, where the VI change is very small, the drain series resistance increases. On the
other hand, for 3V and 2V technologies, as VI degradation increases a decrease in series
resistance is observed, marked by arrows in Fig. 7.7 and 7.8. Further, it is noted that the
larger the VI degradation, the higher is the reduction in the extracted series resistance. This
clearly connects the damage to the channel region as cause of decrease in extracted series
resistance.
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Fig. 7.7 Comparison of threshold voltage degradation behaviour of 5V. 3V and 2V technologies under
Isub,nax stress condition.
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Fig. 7.8 Normalised change in extracted series resistance (Rso) for 5V. 3V and 2V technologies under
lsubmax stress condition.
The large VI degradation observed for 2V and 3V technologies can be attributed to the large
damage in the channel region. It is well known that hot carrier damage is localised near drain-
channel junction and the length of the damaged region (-O.lJlm) does not scale significantly
with channel length [3]. This is also confirmed by the simulated lateral electric field profiles
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using the 2D-device simulator MEDICI [4] for 5V and 2V technologies, as shown in Figs. 7.9
and 7.10 respectively. In the simulations for each technology, Vd is fixed at typical
experimental stress voltage with the gate voltages emulating different stress conditions from
Vg-VI through Isubmaxto Vg=Vd. It is noted that with scaling, the peak electric field under
stress increases and its location shifts towards channel. However, the lateral extent of the high
field region (taken here as -lxl<fV/cm or higher corresponding to large impact ionisation) is
nearly constant in both cases.
The effect of this localised damage on magnitude of degradation in device parameters like VI
or gmdepends on the channel length [3], [5]. It has been shown that the screening effect due
to the built-in potential and the drain bias, influences the effect of the localised negative
interface charge on device parameters like VI [6]. This screening effect depends in general on
channel length, value of the interface charge and extent of the damage.
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Fig. 7.9 MEDICI simulated lateral electric field profiles for differentgate voltagesat fixed drain bias
Vd=4.5V forO.5.....m, 5V technologyat Vd=7V.
In order to study the effect of extension (Old) of the localised damage in the drain region
following the approach used in [6]. the experimental device structures in the linear region of
operation were simulated and the effect of Old on threshold voltage was studied. In the
simulations, the threshold voltage is defined as the minimum gate voltage required to obtain
surface potential of 2~B.A fixed interface charge of different extensions from the gate-drain
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edge is placed in the channel region. In Fig. 7.llthe change in VI normalised to its maximum
value as a function ~~ is shown for 0.32J..U1l.2V and 0.5Jlm. 5V technologies.
E 8x10'
~ 6x10
1-w:4x10'
"C
'ii
Li:
()
1:j 2x10'
W
0.32""" 2V
Vd=4·5V
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Lateral Distance (Jlm)
Fig. 7.10 MEDICI simulated lateral electric field profiles for different gate voltages at fixed drain bias
Vd=4.5V for O.32J,lm, 2V technology.
It is noted that for fixed dNil the increase in the VI depends on ~~. For small values of OLd
(<O.05Jlm), the VI degradation is insignificant but as 8~ increases VI also increases. The
value of ~~ for which maximum change in VI (-qdNiI/Cox) is obtained increases with
channel length and for the same value of 8~ the change in VI is lower for the longer channel
length. For typical hot carrier damage length of about O.IJlm (Figs. 7.9 and 7.10) the change
in VI for 0.32Jlm device is nearly 90% of the maximum value, whereas it is only 50% for a
0.51lm device.
Thus, it is seen that for channel length of 0.321lm the value of 8~ of about O.lllm leads to
maximum change in VI. The same is true for channel lengths below 0.32Jlm and. in general,
for devices with length approaching quarter micron (or less) regime. This explains the large
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Fig. 7.11 Normalised change in threshold voltage as a function of extension cSL.J of interface charge
(Ni,) placed from the gate-drain edge for O.32J,A.m,2V and O.5J,A.m,5V technologies.
VI degradation, as seen for 2V and 3V technologies. The larger proportion of the degraded
channel at these short channel lengths also affects the behaviour of other device parameters
like gmand mobility. Since for these devices the length of the damage free region is reduced,
the carriers traverse through damaged region for longer distances. This implies that carriers
will suffer more scattering due to charge in the damage region, and as a result, their effect on
gmand mobility behaviour becomes more pronounced as compared to longer channel length
devices.
In order to observe the effect of stress on effective mobility behaviour, the device mobility is
extracted using
LgdJl ff = __ -=:...__
e WQinv(V.'Vd)
where ~ is the device conductance, Qinv is the inversion layer charge and is obtained as
(7.2)
(7.3)
where VIO is the threshold voltage of the stressed device, Cox is the oxide capacitance per unit
area and BV is the change in threshold voltage after stress.
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In Fig. 7.12, the extracted mobility curves before and after stress are shown for 2V device
under Isubmaxstress condition. It is noted that the peak mobility decreases after stress while
shifting to higher Vg values and the rate of fall of mobility in universal region reduces. This
indicates a change in mobility behaviour after stress.
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Fig. 7.12 Extracted effective mobility curves (J,4frVgs)before and after different stress time for
O.32J.1.m,2Vdevice stressedunder Isubma1t Vd=4.5Vcondition.
The reduction in effective mobility seen in Fig. 7.12 can be attributed to Coulomb scattering
of electrons in the inversion layer and/or increased drain series resistance. However the origin
of change in mobility behaviour is not directly evident. At first sight it points to a reduction in
Ro after hot carrier stress. But the amount of reduction in Ro, as obtained for these
technologies, cannot be explained on the basis of physical arguments only, since in extraction
for severely degraded devices even zero or negative extracted Rso values are obtained. From
physical arguments, on the contrary, Ro is expected to increase for hot carrier stressed LDD
n-MOSFETs. This is because hot carrier stress creates negative charge in oxide in the form of
acceptor type interface states and/or trapped charge including that in spacer region [6]-[9].
The generation of negative charge in spacer region will always cause an increase in Ro due to
the depletion of the underlying nIayer.
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As shown above, the large VI change observed for these devices after stress is due to a
significant fraction of channel length damaged by hot carrier stress. The charge in the
damaged channel region also affects the mobility behaviour and results in change in universal
model parameters. As a consequence, the assumption in (7.1) that the universal model
parameters remain constant after stress becomes invalid and results in reducing extracted
series resistance observed in Figs. 7.1-7.6. The study of the effect of the interface charge on
the universal mobility behaviour is the topic of the next Chapter.
7.3 Summary
In this Chapter it is demonstrated that conventional series resistance and mobility degradation
extraction methodology developed in Chapter 6, is inadequate in describing channel and
spacer degradation behaviour for device technologies with channel lengths approaching
quarter micron regime. Although this model gives the mobility degradation behaviour, which
is physicaJJy plausible, but it gives decreasing extracted series resistance, which can not be
explained on the basis of physical arguments. It is seen that as device technologies are scaled,
an increasing fraction of channel region is damaged by hot carrier stress, thus resulting in
greater channel damage. The Coulomb scattering by interface charge in the damaged channel
region causes changes in the mobility behaviour, which is not considered in the conventional
extraction methodology, thus resulting in decreasing extracted series resistance.
120
Chapter 7: Degradation of 3V and 2V Technologies-The Reducing Extracted Series Resistance
References
[1] R. Izawa, T. Kure and E. Takeda, "Impact of Gate Drain Overlap Devices (GOLD)
for Submicrometer VLSI," IEEE Trans. Electron Dev., vol. 35, p. 2088, 1988.
[2] T. Hori, 1. Hirase, Y. Odake, T. Yasui, "Deep-Submicrometer Large-Angel-Tilt
Implanted Drain (LATID) Technology," IEEE Trans. Electron Devices, vol. 39, p.
2312, 1992.
[3] K. Mistry and B. Doyle, "An Empirical Model for the LerrDependence of Hot-Carrier
Lifetimes of n-Channel MOSFETs," IEEE Electron Device Lett., vol. 10, p. 500,
1989.
[5] MEDICI, 2D device simulator, Avant!, 2000.
[6] Y-.S. Jean and Co. Y. Wu, "The Threshold-Voltage Model of MOSFET Devices with
Localized Interface Charge," IEEE Trans. Electron Devices, vol. 44, p. 441, 1997.
[7] S. K. Manhas, M. M. De Souza, and A. S. Oates, "Quantifying the Nature of Hot
Carrier Degradation in the Spacer Region of LDD nMOSFETs," IEEE Trans. Device
and Materials Reliab., vol. 1, p. 134,2001.
[8] S. S. Chung, and 1-.1Yang, "A New Approach to Characterising Structure-Dependent
Hot-Carrier Effects in Drain-Engineered MOSFET's," IEEE Trans. Electron Devices,
vol. 46, p. 1371, 1999.
121
CHAPTERS
MODELLING THE EFFECT OF OXIDE CHARGE ON
UNIVERSAL MOBILITY BEHAVIOUR
8.1 Introduction
With the continuous reduction of oxide thickness in CMOS devices, the damage to the oxide
layer due to charge injected by FN and Direct Tunnelling (DT) becomes a serious concern
even under normal operating conditions [1]. In addition to inherent oxide reliability concern,
this damage also affects device electrical performance due to change in parameters like
transconductance, threshold voltage and mobility. The increase in the interface charge causes
Coulomb scattering of inversion layer carriers and degrades carrier mobility. It has been well
known that the inversion layer mobility follows a universal relationship independent of the
substrate impurity [2], [3]. This relationship has been crucial in device modelling and circuit
simulation tools like BISIM and SPICE. Although the effect of interface charge on device
mobility has been well established. its effect on universal behaviour is not well analysed.
In this Chapter the effect of oxide damage due to interface state generation on n-MOS
inversion layer mobility, is examined. It is seen that the conventional universal mobility
model is unsatisfactory in describing behaviour in the presence of significant interface
charge. The role of Coulomb scattering in determining the change in this behaviour is
discussed. As a result of stress, the universal mobility model becomes interface charge
dependent. It is seen that the effect of interface damage attributed to the Coulomb scattering
in the region of strong inversion can be described by a change in universal model parameters
with interface charge (Nil)·
8.2 Experimental Setup
In order to determine the effect of interface charge on mobility behaviour it is needed to
stress the device in which damage is generated in the channel region, while the spacer region
is not damaged. To achieve this, the hot carrier generation under the spacer region needs to be
eliminated while injecting carriers in the gate oxide causing damage in the channel region.
Two techniques, which have been widely used to study the gate oxide degradation in the
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channel region, are the substrate hot electronlhole (SHf)SHH) injection [4], [5] or the
Fowler-Nordheim (FN) injection. In these techniques carriers are injected into the gate oxide
by applying suitable gate bias. Since the spacer region is not under the direct gate control,
using these techniques carrier injection into the spacer region can be avoided and
consequently the damage in the spacer region can be eliminated. However, SHE injection
requires special injector structures in comparison to FN injection, which can be readily
implemented in normal MOS devices. Therefore, FN stress is used in this work to achieve
uniform oxide degradation.
The devices both from 2V and 3V technologies are used. An HP4140B Pice-ammeter unit is
used to implement stress and low level current measurements, including linear LJs-Vgsand
charge pumping measurements. In the experiments used in this study, constant voltage FN
stress is employed as shown in the schematic representation of Fig. 8.1(a) with the gate
voltages varying between 5.5V-7V. Under this arrangement the electrons tunnel from channel
into the gate and gain energy from the applied gate voltage as shown in Fig. 8.2(b). On
reaching the gate some of the energetic electrons release secondary species believed to be
hydrogen or hot holes at the polySi-Si(h interface which can move back into the oxide
towards Si-Si02 interface [6], [7]. The movement of these species through oxide creates
defects in the bulk oxide and interface states at Si-Si02 interface. Therefore, by using FN
stress, the effect of oxide charge in the channel region on mobility behaviour can be
determined.
The damage after FN stress is characterised by measurement of linear Ids-Vgscharacteristics
at Vds=O.05V,0.1V. The inversion layer effective mobility (J,.Ierr)is determined from linear Ids-
VIScharacteristics
(8.1 )
where ~ is the channel conductance, L is the drawn gate length, W is the device width, Qinv
is the inversion layer charge.
The inversion layer charge can be approximated by the gate overdrive [8]
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(8.2)
Fig. 8.1(a) Schematic experimental FN stress setup.
n+ poly
Fig. 8.l(b) Energy band diagram under FN stress, the secondary carrier generated by tunnelling
electron on reaching n" poly-Si gate electrode is believed to be hydrogen and/or hole.
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The interface charge generated by FN stress is determined from constant base charge
pumping (lcp) characteristics [9]. In these measurements a series of gate pulses of frequency
100kHz is applied to the gate, with the base of the gate pulse (Vgl) held constant at -4V while
high level of the gate pulse (Vgh) is swept from low value close to Vg1 to high value above
device threshold voltage. The increase in interface states (~Nil) generated after stress is
determined from the increase in saturation charge pumping current (L\Icp)using the equation
below [9]:
~Icp~.=--
.1 qtwL
(8.3)
where q is the electronic charge, f is the gate pulse frequency. In (8.3) it is assumed that
interface states are generated uniformly over the channel region under FN stress. The
effective mobility has been shown to follow the well-known universal behaviour given by [2]
J.1 - J.1
eff - 1 (E / E )Y+ elf e
(8.4)
where E, and yare empirical constants and £.eff is effective normal field experienced by
inversion layer electrons and is determined from [8] as
E = _1 (Q + Qinv J
elf d 2
ESi
(8.5)
where Qd-(4EsiNA~slq)112 is the depletion layer charge at the onset of inversion. Using (8.2)
and (8.3) the effect of interface charge generated by FN stress on universal mobility
behaviour (8.4) is studied.
8.3 Deviation of Universal Mobility Behaviour
Typical effective electron inversion layer mobility curves obtained from (8.1) for different
values of interface charge for 2V technology stressed at Vgs=5V are shown in Fig. 8.2. After
stress, there is a reduction in peak effective mobility due to increased Coulomb scattering by
generated interface charge (~Nil) as well as a reduction of slope of effective mobility curve in
the low field region (below peak). It is further noted that, with stress, the position of the peak
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effective mobility shifts to higher Eeff values and the degradation of effective mobility in the
universal region reduces with the effective field.
This leads to a reduced rate of fall of universal mobility with stress and causes deviation of
universal mobility behaviour from unstressed device [3]. Solid lines in Fig. 8.2, which are
obtained by fitting universal model (8.6) to the corresponding mobility curves in Fig. 8.2 with
the parameter JJ. degradation due to Coulomb scattering by interface charge [10] according to
(8.6), illustrates this deviation.
(8.6)
It is observed that the conventional model does not accurately describe the change in
universal model behaviour after stress, highlighting the need for a modified universal model
to account for this deviation.
-.-~Nit::O
-0- ~Nit=3.27x1011
-_ ~Nit=1.10x1012
-v- ~Nit=2.07x1012
4.0x105 6.0x105 8.0x10' 1.0x10·
Eeff (V/cm)
Fig. 8.2 Variation of effective mobility obtained from (8.1) for different values of interface states
(AN
i,
in cm"). The lines show fit by universal curve where only J.l is varied in (8.6) with Ec and y fixed
to unstressed values.
It has been shown in [11] from theoretical considerations, that screened Coulomb scattering
of inversion layer carriers can account for the deviation of universal behaviour with interface
charge. The effective electron inversion layer mobility is determined by Coulomb mobility
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(f..lc), phonon mobility (J.I.ph), and surface roughness mobility (!lsr), which can be combined
using Matthiessen rule [12]
1 1 1 1-=-+-+-
J.l.df u, J.l.ph J.l.sr
(8.7)
Fig. 8.3 shows a schematic diagram of Eeffdependence of the various components of J.lerrand
resulting J.lew-Eetrcurves with increasing interface charge at room temperature. In Fig. 8.3, f..lcl
refers to Coulomb mobility of unstressed device while f..lc2 and f..lc3 are Coulomb mobilities
with increasing values of interface charge. For unstressed device at low Berr (low inversion
layer density) J.leffis limited by Coulomb scattering due to the depletion layer charge (f..lcl in
Fig. 8.3) and J.lefrf..lc. As Eerr is increased, the increased inversion layer charge screens the
depletion layer charge and Coulomb mobility increases. A maximum in J.lerris observed when
screening is nearly complete and f..lcl becomes very large. At this Eerr value J.l.eff starts to be
dominated by combination of phonon and surface roughness scattering, which leads to the
observed universal behaviour.
However when interface charge increases due to degradation caused by stress, an additional
Coulomb scattering with interface charge reduces the mobility in the low field region [3],
[11]. For low interface charge of 1-5x101ocm-2, the inversion layer is able to screen the
interface charge and the mobility behaviour remains unchanged. But when the interface
charge increases and becomes a significant fraction (_IO"cm-2, few tenths or more) of the
inversion layer density the screening effect is only partial even in the high field region and
depends both on inversion layer density and interface charge.
This results in a reduced Coulomb mobility in high field region. Therefore, there is a
significant effect of Coulomb mobility with increasing Nil shown as J..lczand f..lc3 in Fig. 8.3 on
overall mobility behaviour in the universal regime (after peak). In general the deviation is
proportional to the interface charge. It should be mentioned that the screening effect also
affects the phonon and surface roughness scattering but their affect should be less significant
as compared to screened Coulomb scattering [11], [13].
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8.4 Modified Universal Model
As a result of FN stress both charge in the oxide and at Si-Si02 interface are generated. But to
study the mobility degradation the effect of interface charge primarily needs to be considered.
It is reported in [11] that the magnitude of carrier scattering in the channel by oxide charge
depends on its location from the Si-Si02 interface. For the charge at the interface (as in
interface states) the scattering is maximum, while it rapidly decreases as the location of the
trapped charge moves away from the interface.
J'ph
....... - ....... - .......
1 1 1 1-=-+-+-
Il Ilc J.lph J.lsr
Effective Electric Field (Eaff' a. u.)
Fig. 8.3 Schematic diagram showing various components of effective mobility.
It has been shown in [14] using charge centroid measurement that after FN stress the trapped
charge is located near the middle of the oxide. Thus very little trapped charge exits in the
immediate vicinity of the interface resulting in the reduced carrier scattering due to the
trapped charge. The scattering of the carriers by the trapped oxide charge is further reduced in
the presence of interface charge due to shielding of oxide charge by the interface charge. So
for charge trapped in the bulk oxide their effect on channel mobility should be negligible.
Therefore. the effect of trapped charge on device behaviour is mainly to increase the
threshold voltage whereas the interface states will affect both mobility and threshold voltage.
Although the approach used in [11] predicts the deviation of mobility behaviour in the
universal region. it does not give a closed form analytic model which can be incorporated in
device models to predict their performance after stress. The effect of interface charge on
128
Chapter 8: Modelling the Effect of Oxide Charge on Universal Mobility Behaviour
universal behaviour is shown in Fig 8.4.which shows the effective mobility behaviour
normalised to its maximum values before and after FN stress.
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Fig. 8.4 Normalised experimental effective mobility vs. effective field (J!errE.:rr) curves for unstressed
and after different values of interface charge (£\Nil in ern") generated after FN stress for O.32Ilm, 2V
device. The FN stress gate voltage is 6.5V.
It is noted that as a result of the generated interface charge after stress, the maximum of the
mobility curve shifts to higher Eeff values and there is reduced rate of fall of mobility in the
universal region. This deviation can be accounted for by allowing parameter E, to change
with Nil' The effect of the oxide charge on effective mobility was studied by Sun and
Plummer using an effective mobility model of the form [10]
( E J
el
flcff = flmax E~ (8.8)
where Jlmax. Ec and Cl are constants. In this model, the effect of oxide charge on mobility
behaviour is described by following dependence of parameters J..i.m3lt and Ec on interface
charge
_ flo
flma. - 1+ ru\N .
•1
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where Jlo, ex, Eco, A and B are parameters. However this model does not accurately represent
the universal behaviour of the modern device technologies as seen in Fig. 8.5 for a 2V
technology device. It is seen that (8.8) gives very poor match to effective mobility behaviour.
Thus the effect of interface charge on universal model parameters needs to be evaluated
considering universal model (8.4).
350
0 JleII
-- Fit Model: mu(Eclx)Cl
mu 1604.56993- 300 0 Ec 105.81263en C1 0.2. 0
N<! 250
E 0
CJ-~ 200 0
~
0
150
2.Ox10' 4.Ox10· 6.Ox10' 8.Ox10
5 1.0x10· 1.2x10·
E.JV/cm)
Fig. 8.5 Typical fit to experimental effective mobility using the model in [10].
The effective field dependence of the universal mobility model (8.4), taking into account
series source-drain resistance, can be expressed as
(8.11 )
For FN stressed device (8.11) is fitted to J.leff in the universal region in Fig. 8.2. The value of
RSD in (8.11) is fixed to its unstressed value and the parameters u, Be and yare extracted after
every FN stress period and their behaviour as a function of interface charge is analysed. Fig.
8.6 shows the variation of mobility ~ as function of generated interface charge (Nil)· It is seen
that the mobility degradation with Nit due to coulomb scattering can be described by relation
[10]
~= ~o
l+ex~il
(8.12)
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with value of parameter a-5.5xlO-13cm-3 for the devices used in this study.
450
400
- 350fns 300 J.1=J.1/(1+aL\N,t)Eu-::1.. 250
200
0_0 5.0x10" 1.0x1012 1.5x1012 2.0x10'2 2.5x10'2
L\Nlt (cm")
Fig. 8.6 Results of universal mobility parameter J.1 variation as function interface charge (L\Ni.)
obtained from (8.3) for FN stressed device
In Figs. 8.7, the variation with Nil is shown for parameter Ec. It is seen that the parameter Bc
increases exponentially with Nil and can be modelled by the relation
(8.13)
where EcGis the Ec value for unstressed device and B is parameter with values given in Table.
8.1.
Table 8.1
J.l=~( I+<l~il)
E B6NBc= coe it
J.lo=418cm2N.s Eco=I.16xI0
6V/cm
a=5.5xlO-13cm-3 B=3.5xIO-
13cm-2
Although relations (8.12) and (8.13) are empirical in nature they signify the effect of
Coulomb scattering on universal mobility behaviour. Crucially, these relations enable to
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obtain a closed form analytic model for the stressed device and, for the purpose of device
modelling, they adequately describe the effect of the interface charge on the universal
mobility behaviour.
2.0x10'-E
.!:!::>-WU 1.5x10'
0.0 5.0x10" 1.0x10'2 1.5x1012 2.0x10'2 2.5x1o'2
~NIt (ern")
Fig. 8.7 Variation of universal model parameters E, with the interface charge (llNi1) extracted from
(8.3) for FN stressed device in Fig. 8.6.
Based on (8.12) and (8.13), the modified universal mobility model can be expressed as
(8.14)
The variation of model parameters J.l and Et in (8.14) forms the basis of the new extraction
methodology presented in Chapter 9, where the effect of the localised channel damage after
hot carrier stress on the universal mobility model is described by the modified form (8.14).
S.5Summary
In this Chapter the effect of the interface charge generated using FN stress on the universal
mobility behaviour is studied. It is seen that the degradation in the form of the interface
charge leads to a deviation in the universal mobility behaviour. In the approach presented in
this Chapter, the deviation is modelled as change in the universal model parameter E, in
addition to mobility parameter J.l. Using this approach, a modified universal model is
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developed. which accurately reflects device behaviour after stress. This study also highlights
the importance of incorporating the modified universal model in simulation tools like BSIM
and SPICE for deep sub-micron technologies, where effects of hot carrier and gate current
stress are a concern even under normal operating conditions. Furthermore, as discussed in the
next Chapter, the modified universal model is crucial for hot carrier stress, as the damage in
the channel region is expected to cause similar deviation.
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CHAPTER9
A NEW METHODOLOGY FOR PARAMETER EXTRACTION
AFTER HOT CARRIER STRESS
9.1 Introduction
The hot carrier degradation is a serious concern in deep submicron MOS technologies. In
order to meet stringent lifetime criteria, as channel length is reduced, specially engineered
drain structures are implemented to reduce the lateral electric field [1]-[3]. This is achieved
with the help of a combination of ion implantation and spacer isolation technologies and
devices with graded junction profiles such as LDD [4], LATID [5] have now become an
integral part of modem CMOS technologies. Although these technologies have been
successful in reducing hot carrier effects. it is recognised that they can suffer from enhanced
degradation associated with spacers [6], [7]. It has been reported that along with channel
mobility degradation, these technologies suffer from degradation associated with higher
series resistance [7]-[ 10]. Reduced drain doping results in a large series resistance and its
increased susceptibility to the damage in the spacer region, whereas increased drain doping
increases the peak electric field and can cause large damage in the channel region leading to
mobility degradation. Therefore, in an effort to optimise the performance of these devices, a
trade-off between electrical performance and reliability has to be achieved.
Since both series resistance and mobility play a vital role in determining overall device
degradation behaviour and lifetime prediction [7]-[10], it is important to delineate and
quantify their relative roles. In the early studies, series resistance and mobility degradation
were analysed qualitatively by comparing linear drain current degradation at high and low
gate voltages respectively [7]. [8]. In a method based on conventional series resistance and
effective channel length extraction known as L-array method [11]. the series resistance
degradation is obtained by stressing devices of different channel lengths from the same
technology [9]. This method requires that drain voltage during stress be continuously
regulated, such that equal distribution of damage for different channel lengths is obtained. It
predicts series resistance degradation to a good accuracy provided the damage in all the
devices can be accurately controlled. A single device based method has been reported in [12]
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but require substantial amount of measurement data and associated numerical computational
costs can be high.
In another class of modified L-array methods, the mobility is modelled by first order
universal relation [13], [10] for devices with different channel lengths and conventional L-
array method is then applied to find universal model parameter, mobility and series resistance
for unstressed device. The series resistance and mobility degradation of the stressed device is
then determined from linear on resistance, knowing values of unstressed device parameters.
This simple and easy to implement method extracts series resistance and mobility
degradations with minimum measurements and provides a good insight into behaviour of
channel and spacer damages [10].
All the methods outlined above make an implicit assumption that the I-V model of a stressed
device can be described by that of the unstressed device with damage in the channel region
modelled by degradation in mobility parameter J.1 and threshold voltage. This assumption
amounts to considering the damage in the channel after hot carrier stress as uniform, which is
not true. Further, all these studies assume that there is no change in the universal mobility
model as result of the charge generated by the stress, which is also not true as seen in Chapter
7. While these methods hold good for long channel length devices or for the cases where the
damage in the channel region is small, they have limited application when studying the
degradation behaviour of device technologies in deep submicron regime. It is seen in Chapter
7 that for device technologies in quarter-micron regime, where the fraction of the channel
region damaged by hot carrier stress becomes significant, the conventional extraction
procedure results in reducing extracted series resistance, highlighting the deficiencies
associated with this approach [14]. In order to evaluate hot carrier degradation performance
of technologies in deep submicron regime, a method is therefore required which can quantify
the roles of degradation associated with spacer and channel regions and overcome
inadequacies of the current methodologies.
In this Chapter a new single device based methodology for extraction of series resistance and
mobility components of the degradation is presented. This methodology addresses the
decreasing series resistance problem encountered with conventional extraction methodology
reported in Chapter 7. In this methodology the hot carrier stressed device is modelled by
separately considering on resistance of the undamaged channel and that of degraded channel.
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It uses the universal mobility model [15] for a better accuracy in the modelling of channel
resistance, unlike the first order model used in conventional methods [10], [13], [14]. A
modified universal model, taking into account the effect of interface charge developed in
Chapter 8 using FN stress experiments, is incorporated into model equations of the on
resistance damaged channel. It is then successfully applied to the extraction of series
resistance and mobility degradations for a range of 2V, 3V and 5V technologies, showing its
generality. The stability of the method is demonstrated by considering the effect variation of
model parameters on extracted device parameters. Further, the method is validated by
comparing the experimental and calculated device parameters like transconductance gm,
threshold voltage VI and 2D device simulations, correlating extracted series resistance with
those obtained from simulations.
9.2 The New Methodology
9.2.1 Linear Resistance of Unstressed Device
The linear on resistance (RON) of an LDD MOSFET given by the sum of channel resistance
(RcH)and series source-drain series resistance (Rso) can be expressed as
(9.1)
where RsO<Vgs) is composed of bias dependent intrinsic resistance (determined by
accumulation layer and spreading resistances) and resistance of the rest of the series source
and drain (Rso=Rs+Ro) ohmic regions. Following the approach reported by [16] the intrinsic
source-drain resistance (RINT) can expressed as
1 1
RINT = -----.-------
J.1effCox W 1~ (V go - VI - Vds12)
(9.2)
where J..Ieff is the effective electron mobility, Cox is the oxide capacitance, W is the device
width, ~ is the average length of the source-drain overlap regions, VI is the threshold
voltage and other symbols have their usual meanings. Using (9.2) and the well-known
expression for channel resistance, RON becomes
(9.3)
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where L == Leff +&, with Leff as effective channel length.
In strong inversion region the effective mobility (Jleff) can be modelled by universal mobility
model given by Eq. 2.32 [15]
II _ Jl
""eff - 1+ (E IE )Yoeff cO
(9.4)
where Ec, yare empirical constants representing the effect of the vertical field on channel
mobility. Eq. (9.4) can be expressed in terms on the terminal voltages as (Eq. 2.33)
(9.5)
where 6o==(l/6toxEco)yO. With effective mobility model given by (9.5), (9.3) can be expressed
as
(9.6)
9.2.2 Linear Resistance Model for Stressed device
After hot carrier stress, the device is damaged both in the channel as well as spacer regions,
degrading threshold voltage, channel mobility and series resistance. The distribution of the
damage is well known to be non-uniform and localised near drain region, following the
electric field profile in general. The precise resistance of this region can be obtained if exact
distribution of the damage after stress is known, which cannot be determined from the present
measurements. In this approach to an approximation this non-uniform damage is replaced by
an equivalent uniformly damaged region with an average interface charge density L\N t- The
charge density .:\Nil here is interpreted as net charge density at the interface as result of
interface states and any oxide charge influencing carrier mobility. Using these assumptions
the stressed device of channel length L can then be modelled as undamaged device of channel
length 1..0 and uniformly damaged device of length oL, with L=Lo+OL. This is illustrated in
Fig. 9.1, along with the resistance contribution of the various regions of a stressed device.
Although the extent of the damage region can increase after stress, it has been reported that
its value does not change significantly as function of the stress [17]-[ 19]. Therefore, in this
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approach it is assumed that the value of the extent of the damage afters stress remains fixed to
a quantity ~L.
'-.-----1
V'ds V"ds
Fig. 9.1 Schematic representation of a hot carrier damaged device consisting of undamaged channel
region of length 4 and damaged region of extent Sl, with uniform interface charge ~Nit·
As shown in Fig. 9.1, the linear on resistance of the stressed device can be expressed as sum
of resistances of undamaged, Ro(V gs) and damaged Rd(V gs) regions, plus the series source
drain resistance Rso
(9.7)
The resistance Ro(V'gs) of the undamaged channel with the universal mobility model can be
obtained from (9.6) as
(9.8)
where V'gs and v'as are the gate and drain voltages across undamaged channel and
9o=(1I6loxEco)'iO and Yoare universal model parameters of the unstressed device.
For evaluating the resistance of the damaged channel, the deviation in the universal mobility
model discussed in Chapter 8 needs to be taken into account. In the calculation of the
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effective field, given by 2.28, for stressed device, term Qd in (2.28) remains fixed after stress,
since it is actually determined by the depletion layer charge at the onset of inversion, which
remains fixed, determined by the substrate doping. The interface charge of the stressed device
only affects the tenn Qi in (2.28) and can be expressed as
Q = C (V - V - oV - V 12)
I ox gs ,0 ds
(9.9)
where oV is the change in the threshold voltage of the damaged region after stress. Taking
into account the variation of parameters Il (8.9) and Et (8.10) in the damage region the
modified universal mobility model can be expressed as
_ 1l/(l +MNj,)
Ileff -I +9(Vgs + VIO-oV - Vd. 12)Y
(9.10)
h 11- ByOANil -C~Nil .. "were, {I-(l/6loxEco)e- = 60e , while V gs and V ds are the gate and drain voltages
across damaged region. The values of other parameters in (9.10) i. e. a and B are obtained
from Table 8.1.
Using the modified universal mobility model (9.10), the linear resistance of damaged devices
can be expressed as
R _ (l+a6Nj,) 1+6oe-C.1Nj'(V'gs+V,0-sq~j,/Cox-V'ds/2)YO
d - !loCoxW loL (V'gs - VIO-sq~j, ICox - V "do 12)
(9.11 )
The parameter s in the threshold voltage increase (OV=SQ8NiI/Cox) of damaged channel
represents the effect of the drain 2D field on surface potential and threshold voltage of the
damaged device, As discussed in Sec. 7.2.3, the 2D screening effect of build-in potential and
applied drain bias in the drain channel junction, lowers the threshold voltage increase due to
localised damage near drain region. As shown in [20] the amount of increase in the threshold
voltage for given amount damage depends on the extension of the damage and the actual
amount of the charge. This screening effect on threshold voltage is represented here by
parameter s (SI) and for a given amount of charge q8Nii the threshold voltage increase is
approximated by Sq6NitfCox• It should be noted that in general parameter s is expected to vary
with stress time due to increase in charge in the damaged region. However an approximate
value of s for a given extension oL can be detennined from simulated increase in threshold
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voltage of the damaged region as function of channel length and localised charge as shown in
Fig 7.11 (further discussed in Sec. 9.2.3).
The quantities y'gs, v; and y'ds and Y"ds are calculated as follows:
The total applied drain voltage as shown in Fig. 9.1 is the sum of the voltage drops across
source and drain series resistances, undamaged channel and damaged regions. This can be
expressed as
(9.12)
The drain voltage across the channel is given by
(9.13)
In the linear region of operation, channel voltage can be approximated to vary linearly from
source to drain, sov; andv;can be approximated as
Y'ds=(YctJL)Lo (9.14)
(9.15)
The gate to source voltages across the damage and undamaged regions are given by
(9.16)
(9.17)
Using (9.12), (9.16) and (9.17) the term (y'gs-y'dsl2) in (9.8) and (y"gs-y"dS12) in (9.11) can
be expressed as
(9.18)
(9.19)
With approximation ~Rs-~Ro. (9.18) becomes Ygs-1I2(Y ds-y"ds), and (9.19) reduces to
Ygs- 1I2(Yds+Y'ds)' Using these approximations in (9.8) and (9.11) the total on resistance RON
of the hot carrier stressed device can by written as
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I+S e-CANil[y + y _ Sq~Nil _.!..(Y + y' )]Yo
(1 +a~. ) 0 IS 10 C 2 cis ds
.1 Oll R
~OCOll WfOL [Y _ y _ Sq~il _.!..(Y + V'ds)] + SD
IS 10 C 2 cis
Oll
(9.20)
In order to apply (9.20) to a hot carrier stressed device and study degradation of mobility and
series resistance separately, the parameters 80, Yo and RSD for unstressed device need to be
found. The value of RSD for unstressed device can be determined from a plot of RON vs. L for
devices with different channel lengths (the L-array method) with the other parameters
identical using the method reported in [11]. This approach allows for RSD extraction without
explicitly knowing the effective mobility model. The RSD value thus obtained is used in (9.6)
to extract parameters So, Yo of unstressed device (assuming default ~Nil value of 2x1O
lo
cm·
2
for unstressed device) using non-linear regression method with Levenberg-Marquardt
algorithm [19].
After hot carrier stress, the linear on resistance of the device is modelled by (9.20), with ~Nil
and RSD as extracted parameters. Knowing the values RsD and ~Nil for unstressed device the
degradation of drain series resistance and mobility can be found. The value of extent OLof
the damaged region in (9.20) is assumed to be o.Ium which is the approximate value width
of the high field region (1x105y fcm) in the channel region obtained from simulation, as
shown in Figs. 7.9 and 7.10. It should be stressed that value OL=O.lJ.lmis an approximation
and its value can vary depending on stress condition or technology. However as this region
models the resistance of damaged channel region, any change in the value of OL should
reflect in the corresponding extracted ~il' The sensitivity of the extracted parameters to the
variation in OL is studied later, and it will be shown in Sec. 9.4 that a ±20% variation in the
value of OLdoes to significantly affect the extracted RSD value.
9.2.3 Threshold Voltage Model for Damaged Region
As pointed out in Sec. 9.2.2 due to the 2D screening effect of build in potential and applied
drain voltage the threshold voltage increase for the damage ~Nil in the drain region depends
on the channel length, the extent OLof the damage region as well as the value of ~Nil itself.
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This dependence is modelled by parameter s in expression for the threshold voltage increase
(Sq~NiI/Cox) of the damages region in (9.11). For the fixed extension of the damage region the
parameter s also depends on ~Nil. The dependence of s on ~Nil for given technology can be
studied by placing a localised charge of extension O.IJ..lm and studying its effect on the
surface potential [20].
In Figs. 9.2 and 9.3 the simulated surface potential for different ~Nil placed over extension
O.Iurn from the gate drain edge is shown for 2V and 5V technology devices respectively.
(Since 3V technology behaves much like 2V technology, the results obtained here for 2V
technology are also expected to hold true for 3V technology). It is observed that the surface
potential in the damage region is not affected until a charge of 2x lO"cm-2 for 2V technology
and 5x1011cm-2 for 5V technology.
0.8 t;::=====~==:;-'"-__L-~---L--_'__---1
_ 12V Technology I
~ 0.6
•
~ 0.4
ca...C 0.2
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0-
CDo -0.2as
't::s ..().4
en
No Charge
2x10"
3x1011
5x10'
11.9 12.0 12.1
Distance Along Channel (J..lm)
12.2
11.8
Fig. 9.2 Simulated surface potential profile for different values of interface charge placed over an
extent of O.lJ..lmin the drain region for 2V technology.
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Fig. 9.3 Simulated surface potential profile for different values of interface charge placed over an
extent of u.Ium in the drain regionfor 5V technology.
Thus, a threshold value of ~Nil exists, below which no change in the threshold voltage of the
damaged region is observed. The dependence of the parameter s on ~Nil for a given
technology can be found by calculating ratio of change in surface potential to the maximum
increase in the threshold voltage (q~iI/Cox)' In Fig. 9.4 the values of s as function of ~Nil are
shown for 2V and 5V devices. It is seen that for 2V device the value of s quickly saturates to
the maximum value, while it gradually increases for 5V technology and does not saturate to
the maximum value.
Since the exact functional dependence of s on ~Nil is not known, it has been approximated by
a step function, as illustrated in Fig. 9.4. For extracted ~Nil values below the threshold, for
the surface potential change s is taken as zero. After the threshold value in ~Nil for the
change in the surface potential is reached a constant value of s for each technology is
assumed. For 2V technology a value of s-0.9 is used while for SV technology a value of O.S
is used.
As seen Fig. 7.4, this approximation does not significantly affects the extraction for 2V
technology since the value of s quickly rises to maximum value. But an error in the extracted
~il will be introduced for SV technology for ~Nil values in 5xlOll_lxI012cm·2 range.
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However as the value of s only determines increase in the channel resistance due to increase
in the threshold voltage error in its value will not significantly affect the extracted RSD.
1.0
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Z 0.6
<!
CT::::;.0.4
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................................•.~=-_~ ==::7.::7.~ .
.................. 0.
-.- 2V Technology
-0- 5V Technology
0.0 5.0x1011 1.0x1012 1.5x1012 2.0x1012
~NIt (em")
Fig. 9.4 Variation of the parameter s with interface charge for 2V and 5V technologies.
~.3Parameter Extraction Using the New Methodology
The new extraction procedure developed in Sec. 9.2 is applied to extraction of series
resistance and mobility degradation of 2V and 3V technologies. The results of RD and Jl
iegradation along with corresponding experimental maximum gm degradation for 2V
technology under Vg-Vh Isubmaxand Vg=Vd stress conditions are shown in Figs. 9.5, 9.6 and
~.7 respectively. In Figs. 9.8, 9.9 and 9.10 the corresponding results for 3V technology device
are shown.
It is seen from Figs. 9.5-9.10 that evolution of Ro degradation under different stress
~onditions shows a consistent behaviour normally expected of graded drain devices. It is
:>bserved that Ro degradation is a strong function of drain bias, and Isubmaxis the worst case
~tress condition while the damage is lowest under Vg=Vd stress condition. Further, it is seen
that the mobility degradation is maximum for Isubmaxcondition and plays a dominant role in
long-term device degradation.
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Fig. 9.5 Extracted series resistance (Ro), mobility (J.I.) and experimental gm degradation for 2V
technology device stressed under V,-V, condition, Vd=4·SV.
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Fig. 9.6 Extracted series resistance (Ro), mobility (J.I.) and experimental gm degradation for 2V
technology device stressed under I.uoo- condition, Vd=4.SV.
147
Chapter 9: A New Methodology for Parameter Extraction after Hot Carrier Stress
C O.32pm,2V #0 Stress V.=VrA.5V- C1- ,ca 10 -D-RD ,,'tJ .',--0--1' .'.'e -----g'" ... 0"Q ......'
CD
C ..-.. I ./
G) 0'
r:1
1 I .-
.-'
'I I :I :
E
. :. .-,. "
ca
' ,_... ,0. :1
ca ' 0 ,.0' -_.cl>
A.
o ~
#. 0.1
10~ 10" 10-2 10" 10° 10' 102 103 10· 105
Time (sec)
Fig. 9.7 Extracted series resistance (Ro), mobility (J.L) and experimental gm degradation for 2V
technology device stressed under condition. V.= Vd=4·5V.
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Fig. 9.10 Extracted series resistance (Ro). mobility (Jl) and experimental gm degradation for 3V
technology device stressed under V.=Vd=5V condition.
In general, it is noted that for both 2V and 3V technologies the mobility degradation begins
much earlier and strongly dominates the overall degradation behaviour as it follows gm
degradation very closely. This is in contrast to 5V technology (Chapter 6) degradation
behaviour where series resistance is seen to dominate and determine the gm degradation
149
Chapter 9: A New Methodology for Parameter Extraction after Hot Carrier Stress
behaviour in the early stage. This is explained by the fact that for these technologies the LOD
doping is much higher which shifts the peak electric field towards the channel region (Fig.
1.10). This larger channel electric field leads to more channel damage in for short stress time
causing the significant mobility degradation compared to 5V technology.
9.4 Sensitivity of the Methodology to Parameters o, C and oL
In this section, the stability of the new methodology to the variation in the model parameters
is studied. Since parameters a and C have been empirical determined using degradation and
deviation in universal mobility curves using FN stress experiments as discussed in Chapter 8,
an uncertainty in their values is possible. In particular these parameters are sensitive to the
calculation of the effective mobility values, which can vary for example due to variation in
the device channel length or oxide thickness, as all these quantities are process sensitive.
Further any error in the measurements of interface charge is an additional source of
inaccuracy in the values of these parameters.
Another parameter that can affect the extracted channel and spacer damages is SL. In the
extraction procedure the eXlenl of damage region SL kept fixed for all the technologies and
under different stress condition. However, in practice small variation in ~L from one
technology to another or one stress conditions to another is expected. Further a variation in
oL as function stress time is possible. Both of these factors are expected to contribute to an
error in the extracted damage after stress.
It is therefore important to quantify the sensitivity of the model parameters to extracted
interface charge (~il) and series resistance Rso- This is achieved by allowing a ± 20%
variation in the parameters a, C and oL and studying the variation the extracted values of
ANit and Rso compared with nonnally obtained values for a fixed stress time. The normal
values of extracted parameters here refer to the values obtained with the parameters ex,C and
oL used in Sec. 9.3 above. Tables 9.1, 9.2 and 9.3 compares the variation in the extracted
parameters with the normally obtained values for 2V technology device stressed under Isubmax
conditions (worst case damage), VcF4.5V after IOoos stress time. The percentage variation in
the extracted ~it and Rso with respect to the normal values is also indicated in the
parenthesis of the each parameter variation.
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Table 9.1
Parameter a ~il(cm-2) RSD (.0)
Nonnal 2.94xI012 27.352
+20% Variation 2.738 x1012(-6.87%) 25.98 (-5.01%)
-20% Variation 3.196xlOI2 (8.5%) 29.35 (7.35%)
Table 9.2
ParameterC ~il(cm-2) RSD (.0)
Nonnal 2.94x1012 27.352
+20% Variation 2.935 xlOI2 (-0.17%) 27.834(1.75%)
-20% Variation 2.966xlOI2 (0.88%) 26.413 (-3.42%)
Table 9.3
Parameter 5L ~il(cm-2) RSD (.0)
Normal 2.94x10
12 27.352
+20% Variation 2.647 xlOI2 (-9.96%) 27.26 (-0.31%)
-20% Variation 3.3lxI0
12 (12.5%) 27.59 (0.87%)
It is observed from Table 9.1 and 9.2 that for the parameters a and C a ± 20% variation
results in less that 10% variation in extracted .1Niland RSD. This shows that the method is
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indeed robust with respect to variation in a and C, allowing for a significant tolerance in any
error in their values. For the variation in parameter oL, it is noted from Table 9.3 that the
extracted series resistance is insensitive to its variation. This also physically justifies the
approach used. Since, in this approach the damage in channel region is replaced be equivalent
uniform damage of extent BL, any variation the BL is expected only to change the values of
channel damage ANi" which is seen to vary by nearly 10%. On the other hand, the damage in
the spacer region is only modelled by increase in RSD. which should be independent of the
extent of damage in the channel region.
9.4 Verification or the New Procedure
9.4.1 Transconductance
Manipulating (9.20) RONcan be expressed as
Lo (V~s - VIO- BV - VdS2/2)~ + 90 (Vg. + VIO- Vds'12) yO)+
L
BL (1+ nAN il)(Vgs- VIO- VdS'12)(1 + 90e -C6Nil(Vgs+ VIO- BV - Vds2)Yo)+
L
!loC.,. W ~L Rso(Vgs - VIO-sv - Vds2/2)(Vgs - VtO- Vds,/2)
RON =~~~----~----------------------------------------~
!loCo. W (Vgs - VtO-BV - Vds2/2)(Vgs - VtO- Vds,/2)L
(9.21)
where Vdsl=(Vds-V"ds)/2, Vds2=(Vds+V ds)12 and oV=sq~i,/Cox. The linear region drain
current can from Ids=VdJRON, giving
f30(Vas - VtO-BV - Vds2/2)VdsIds=~----------------~~~--~----~~~~------------------~
L (V -V -BV-V 12, )~ IS 10 ds2 1+ e (V + V - V 12)yO+
L V _ V _ V 12 0 as to dsl
IS 10 dsl
cSL(1+a6Ni')"1+8 e-C6Nit(V +V -OV-V )Yo)+A R (V -V -8V-Vd2/2)~ 0 ss to ds2 1-'0 so gs 10 S
L
(9.22)
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where Po=J.toCoxWIL. The other parameters have similar meaning as in (9.20). Differentiating
(9.22) with respect to Vgs gives transconductance gm.
The measured gm degradation obtained directly from Ids-Vgs characteristics and gm
degradation calculated by differentiating (9.22) are compared as function stress time. Figs.
9.11 and 9.12 show the results of measured and calculated gm degradation for 2V and 3V
technology devices, as a function of stress time for Isublll3Xstress condition (similar fits are
observed for other stress conditions, not shown here). It is sees that measured and calculated
values match to within 2-3% of variation. The excellent agreement between calculated and
measured go, degradations demonstrates the ability of the new methodology to accurately
calculate the affect of channel and spacer damages on the degradation of device parameters.
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Fig. 9.11 Comparison of measured and calculated values of gmdegradation (using (9.22» under Isubma.
stress condition, Vd=4.5V for 2V technology device.
9.4.2 Correlation or Extracted Series Resistance Degradation with Simulation
In order to validate the physical plausibility of the extracted RD degradation using the new
methodology. the numerical simulation predicting the dependence of RD increase on the
charge in the spacer region are used. Although a direct correlation between experiments and
simulations cannot be obtained from the present measurements, since that will require
knowledge of time evolution of charge generation (L\Nitsp) in the spacer region. This
procedure for verification of the extracted RD degradation relies on establishing that the
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saturating series the Ro increase seen in Sec. 9.3 is due to saturating behaviour of ~Nitsp
generation. For demonstration 2V technology is used.
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Fig. 9.J 2 Comparison of measured and calculated values of gmdegradation (using (9.22» under Isubm ••
stress condition, Vd=5V for 3V technology device.
In this approach the increase in Ro as a function 6NilSp is obtained by 2D device simulator
MEDICI and a comparison is made with experimentally obtained values to obtain a
correlation between the charge in the spacer region and experimental stress time. In the
simulations series source-drain resistance as function of the gate bias is calculated from the
heat dissipated in source-drain regions of the device. It has been reported that for LDD n-
MOSFETs heat dissipated by carrier transport is predominantly caused by louie heating,
while contribution of Thompson heat and recombination heat can be neglected [20]. The
Joule heat can be expressed as [21]
(9.23)
where Pn and Pp electron and hole resistivities, rn and Jp are electron and hole current
densities. For LDD n-MOSFET electrons are the majority carriers and only first term on the
right hand side of (9.23) is important. So, the total series source-drain resistance can be
written as volume integration over source drain regions of first term in (9.23)
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(9.24)
In order to evaluate the integral in (9.24), the device is simulated for a fixed gate bias in the
linear region of operation extracting product pJn.rn, which is then numerically integrated
over source drain regions. In Fig. 9.13 RsO<Vgs) curves obtained by this procedure for
different quantities of ANiIsp in spacer region are shown. In the simulations the width of
spacer region over which ANilSp is placed is 200.4. which is determined from simulated
electric field profile under the spacer region shown in Fig. 7.10. It is observed that RSD
decreases with the gale voltage due to the gate voltage dependence of accumulation layer and
spreading resistances. The effect of negative charge in the spacer region on current
conduction in the LOO region is twofold. Firstly, it increases resistivity Pn of drain region
under the spacer due to depletion of underlying LOO n' layer and secondly the increase in
product r.J. due to cunent crowding caused by repulsion of current flow lines from the
surface into the bulk. Thus leading to increase Rso with the charge in spacer region.
50
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- 40C
~ 35
30
25
1.0 1.5 2.5 3.0
fig.9.13 Series source drain resistance (RSD) as function of the gate voltage fo~ different values of
illlerface charge (~ ... in cm-2) placed in the spacer region for 2V technology device.
Since series resistance is gate voltage dependent, RSD model proposed in [16] is used
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(9.25)
where parameter a is approximately taken as .MlJ.loCoxWand for sake of simplicity its
dependence on the gate voltage is ignored. In Fig. 9.14 the increase in Ro obtained as
function of ANitsp is shown. It is seen that Ro increases almost linearly for low ~Nilsp values
but deviates from linear behaviour at high ~NilSp values. This dependence of Ro increase on
6NilSp can be explained by considering following first order analytic expression for Ro [6]
(here contribution of contact and metal resistance etc. has been excluded)
(9.26)
where Lw is the effective length of the LDD region and Qn effective sheet concentration of
free carriers in drain region which is determined by LDD doping.
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Fig. 9.14 Percentage increase in drain series resistance as a function of charge in the spacer region
obtained from fitting model (9.25) to numerically extracted series resistance.
Assuming that after hot carrier stress interface region of extension ~ in the drain spacer is
damaged, increase in Ro can be obtained from (9.26) as
156
Chapter 9: A New Methodology for Parameter Extraction after Hot Carrier Stress
(9.27)
where LuIlSlressed is the length of unstressed LDD region, and ~Nitsp is the increase in interface
states in the damaged region. After simple algebraic manipulation (9.27) can be written as
(9.28)
where term O(x) refers to higher order terms in power series expansion of 1I(l-~Nitsp/Qn). For
values (L\Nil/Qn) « J it is seen from (9.28) that ~Ro increases linearly with ~N;ISp.But for
large spacer charge second and higher order terms in (9.28) become important and relation
between ~Ro and &Nitspin general becomes non-linear as seen in Fig. 9.14. Thus it is noted
from Fig. 9.14 that by assigning interface charge in spacer region the increase in Ro from
simulation can be matched to experimentally obtained values. For example in order to obtain
20% increase in Ro obtained after WOOs, for the device stressed under Isubmaxcondition (Fig.
9.5) &Nitspvalues of 2.5x1012cm-2 from Fig. 9.14 are required to be generated.
From (9.28) it is noted that to a first order increase in Ro is directly proportional to ~Nitsp, so
for experimentally obtained Ro degradation the time evolution of ~Nitsp increase should
follow Ro degradation behaviour seen in Figs. 9.5-9.7. In order to confirm this dependence
the values of Ro degradation for different stress conditions in Figs. 9.5-9.7 are matched for
the same values obtained using simulation in Fig. 9.14, and the corresponding ~Nitsp from
Fig. 9.14 and stress time in Figs. 9.5-9.7 are obtained. In Fig. 9.15, ~Nitsp degradation as a
function of the stress time obtained using this approach are shown for Vg-V" Isubmaxand
Vr=Vd stress conditions.
A very good similarity between Ro and &Nitspdegradation behaviours with the stress time in
Figs. 9.5-9.7 and 9.15 is seen. This shows that saturating Ro degradation characteristic points
to saturating behaviour of generated charge in the spacer region. Further since this correlation
between Ro and L\Nilsp degradation has been obtained by assuming physically based Ro
degradation model (9.28), the correlation in Fig. 9.15 also gives an indirect validation of the
extracted Ro degradation behaviour using the new methodology.
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Fig. 9.15 Correlatedincreasein interfacestates (~itsp) fromFig. 9.14 and time fromFigs. 9.5-9.7.
9.4.3 Threshold Voltage
The shift in the threshold voltage extracted using linear extrapolation method has been
commonly used to obtain the information about the damage [22], [23]. The application of this
extraction method is based on the assumption that well-known linear region I-V model for a
MOSFET (Eq. 2.21) is applicable to a hot carrier stressed device like for the case of the
uniformly damaged MOSFET (e. g. FN stressed device). Although the changes in Vt obtained
in this manner gives an indication of the nature of the damage, i. e. positive shift indicative of
the negative oxide charge and negative shift indicative of the positive charge. But the amount
of the change in VI is not a direct measure of the amount of the oxide charge generated. Since
the hot carrier damage is non-uniform, the calculation Vt from extracted channel damage
after stress and its correlation to experimentally extracted VI is not straightforward.
For unstressed or uniformly stressed device the conventional definition of VI corresponds to
the gate voltage when surface potential in the channel region is 2cj>B, which has a unique
value. However this definition losses a great deal of physical meaning for hot carrier stressed
device. As discussed in Sec. 9.2.3 in this case the device will tum on when the gate voltage is
such that the minimum surface potential of 2CPB in the damaged region is reached. Since the
undamaged region of the channel will turn on before the damaged region, there are in effect
two threshold voltages. Consequently, for a particular gate voltage the inversion layer charge
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in the damaged and undamaged region are different determined by their respective threshold
voltages.
Because of this non-uniform damage the threshold voltage change of the damaged region
(modelled as sqL1Njt/Coxin Sec. 9.2.2) is in general different from the change in equivalent
threshold voltage extracted using conventional linear region I-V model. Fig. 9.16 compares
the linearly extracted VI after stress with the calculated VI of the damaged region for 2V
device stressed under Isubmaxcondition. The threshold voltage for the damage region is
defined as: VI=VIO+sq~i"Cox. It is noted that at a given stress time the calculated VI of the
damaged region is higher than extracted VI' Results of simulations on 2V device using
MEDICI under similar condition as for the experimental device shown in Fig. 9.17 also
confirm this difference. In simulations the calculated and linearly extracted VI are obtained
for different interface charge placed over O.IJ.lmextension for 2V technology. From Fig.
9.17, it is observed that the extracted VI for a given amount of the damage (for s>O)is lower
than the calculated VIof the damaged region.
2.2 2V Technology, I........ , V;=4.5V
2.0 -.- Damaged Region (V.,+~NjCOll)
-0- Experimentally Extracted1.8
1.6
$' 1.4->-1.2
1.0
0.8
0.6
Time (5)
Fig. 9.16 Comparison of the threshold voltage of the damaged region with the experimentally
extracted thresholdvoltage.
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Fig. 9.17 Comparison of the calculated and extracted threshold voltages using simulations, the extent
of the damaged region over which the charge is placed from the gate-drain edge towards channel is
O.IJlm.
In order to arrive at a generalised analytic threshold voltage model for non-uniformly stressed
device, it desired to formulate the linear region drain current model at the onset of inversion
considering the on resistance models of the damaged and undamaged regions. Such a case for
very small threshold voltage change has been suggested in [24]. As discussed in Secs. 9.2.1
and 9.2.2 the linear region resistance of undamaged and damaged channel regions is
determined by their respective threshold voltages. Since for the gate voltages near VI the
channel resistance is 3 to 4 orders of magnitude higher than the series resistance. The
contribution of the series resistance to the total on resistance of the device in this region of
the operation can be ignored. The on resistance of the stressed device can then be expressed,
using (9.8) and (9.11), as sum of resistances of damaged region of length oL and undamaged
region of length Lo
(9.29)
where J.1erris the effective mobility of the undamaged region and J.l'eff is the effective mobility
in the damaged region. In (9.29) since terms V ds- V'ds V"dS are constant and are very small
compared to threshold voltage, for sake of simplicity VIO-VIO +1I2(Vds-V"ds) and VI-VIO+
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sq.1Ni,/Cox+ll2(Vds+V·ds) have been taken. As the vertical field at the onset of the channel
formation is small, so by definition the linear region VI does not account for the variation of
effective mobility with the gate voltage as well as its reduction due to interface charge.
Therefore the effective mobility of the damaged and undamaged channel regions can be
approximated as constant J.Io, thus ~ff and J,l'eff in (9.29) can be replaced by ~. Defining
IcJs=VIIJRoN, the linear region current from (9.29) can be written as
(9.30)
Eq. (9.30) can be further simplified by letting V,=V,o + BV
(9.3])
where BV is the change in the threshold voltage of the damaged channel region and
A=LoI(Lo+BL). Eq. (9.3]) implies that as long as the device can be turned on, the second term
in the square brackets in the denominator is less than one. Expanding the dominator term in
(9.31) as power series 1+x+x2+x3+ ... , Idscan be expressed as
I = J.loCox W (V - V -BV
cis (Lo + BL) IS .0
(9.32)
Carrying out the multiplication in (9.32) LIs can be expressed as,
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(9.33)
By algebraic manipulation it can be shown that the first product on the right hand side of
(9.33) is
Substituting (9.34) into (9.33) and computing the rest of the products, and rearranging (9.33)
becomes
(9.35)
For small damage the term BV in (9.35) is very small and its second and higher order terms
can be ignored simplifying (9.35) to
(9.36)
Thus for small Sv the linearly extrapolated threshold voltage can be approximated by [24]
v _ LoVIO + BLVI
Ilin - L +BLo
(9.37)
However when term BV is large, as is the case for severely stressed device where BV can
reach one or more, the second and higher order terms in (9.35) also become important and the
linearly extrapolated threshold voltage takes a generalised form
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V - t.,Vto +OLVt (•- - + I-Atm i., +oL
(9.38)
Taking common the term AoV2/(Vgs-Vlo) in the infinite sum in (9.38), Vllincan be expressed
as
V- = LOVtO+OLVt +A(l-A) OV2
tim L oL V -V0+ SS to
(9.39)
The infinite product in round brackets in (9.39) is infinite series 1 + x+ X 2 + x3+ ... = I/(l-x),
with x=AOV/(Vgs-Vlo). Replacing this sum in (9.39) by I/[I- AOV/(Vgs-Vlo)], Vllin can be
expressed as
(9.40)
From (9.40), il is seen that the linearly extracted threshold voltage itself depends on the range
of gale voltage bias values used, decreasing with increasing gate voltage at which the straight
line on Ic!s-Vgs curve is fitted. As the linearly extrapolated threshold voltage in the
measurements is found by extrapolating to zero gate voltage the straight line fitted to Ids-Vgs
curves at point of maximum slope of Ids-Vgs (maximum gm). An upper bound for the
threshold voltage can be approximated by letting Vgs in (9.40) equal to the gate voltage value,
Vgmax,at which maximum gm is found. Thus letting Vgs = Vgmaxin (9.40), the threshold
voltage can be expressed as
Vdin = LoV,o + oLV, + (I - A )AoV 2
L, + oL V,rnaa - V'O- AoV
(9.41)
where in (9.41) the value of Vgmaxis found from point of maximum experimental gm after
every stress period. Figs. 9.18 and 9.19 show experimental and calculated, using (9.41),
threshold voltages for 2V device stressed and 3V device stressed under Isubmaxstress condition
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respectively. In Figs. 9.18-9.19 the first order calculated threshold voltages, (9.37), ignoring
higher order terms in oV is also shown for comparison.
1.4
>' 1.2->"
1.0
- Experimental1.8
~ Calculated
1.6 -A-Calculated 1st order
0.8
0.6
Time (s)
Fig. 9.18 Comparison of the VI calculated using model (9.41) and experimentally measured threshold
voltage for 2V device stressed under lsubmu'Vd=4.5V stress condition. VI calculated using I" order
approximation (9.37) is also shown.
A good agreement between measured and calculated VI degradation is observed in Figs. 9.18
and 9.19 and worst case calculated and measured VI matches to an accuracy of within 13%.
This validates the extraction procedure and the approximation used in deriving the VI model.
It is noted that for low values of threshold voltage increase (oV<= 0.1) the first order
expression for VI (9.37) also gives good match to the experimental values. A deviation
between experimental and calculated VI for large stress time for 2V device (worst case
damage) is observed in Fig. 9.18. It is seen in Fig. 9.18 that the experimental VI for large
stress time is lower that the calculated VI' This difference could be due to an increase in the
value of oL under very high stress, after long stress time. Since the extracted ~Nil is obtained
by assuming oL as fixed, any increase in Sl, with stress time will result in lower £1Nil and will
give beuer match to the experimental VI'
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1.2 3V Technology
,......,Vrsv
--- ExperImental
~ CIIcuIated
-4-calcuJated 1starder
1.1
1.0
>'_ 0.9
>-
0.8
0.7
0.6-t-r.,._r""""__ ...........- ........_..................,_...T'OftII......,,,.......,..,... ..
1~ 1~ 1~ 1~ 1~ 1~ 1d 1~ 1~ 1~ 1~
Time (s)
Fig. 9.19 Comparison of the VI calculated using model (9.41) and experimentally measured threshold
voltage for 3V device stressed under lsubmu Vd=4.5V stress condition, VI calculated using I SI order
approximation (9.37) is also shown.
As a further validation of the extracted channel damage using the new model the
experimentally extracted V, is compared with simulation. In order to achieve this, the channel
damage (£\Ni') extracted using the new method under Isubmaxstress condition for 2V device is
used. The extracted values of the channel damage using the new methodology (L1Nia are
correlated with the corresponding stress time to obtain experimental VI degradation as
function of £\Ni" In the simulation localised charge of similar values as extracted L1Nil from
experimental data is placed in the drain region with extension of 0.1J,1m.The device is then
simulated in the linear region (Vds=O.l) and linear V, is extracted. Fig. 9.20 shows VI
comparison of experimental and simulated values along with VI model (9.41).
It is seen in Fig. 9.20 that the agreement between the experiment and simulation is good,
although the worst-case experimental V, is 10% lower than simulated VI' This difference
could be attributed to the fact that in experiments the damage is actually non-uniform which
has been approximated by equivalent uniform damage in the extraction. It is expected that the
amount of change in V, due to non-uniform damage will be lower than the equivalent uniform
damage due to dependence of the screening parameter on L1Nit·
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Fig. 9.20 Comparisonof experimentallyextracted,calculatedand simulationthresholdvoltages.
Another source of error as pointed out above could be an increase in OL with stress time,
which will result in lower extracted (dNit) than that used in Fig. (9.20) and consequently
lower extracted VI' However within these limitations good overall agreement between
measured and simulated threshold voltages validates the channel damage (~Nit) extracted
using the new extraction method. Further the agreement between simulated and calculated
threshold voltages in Fig. 9.20 also supports the model for the threshold voltage presented in
(9.41).
9.6 Generality or the New Methodology
The new method for Ro extraction can in general be applied to any hot carrier stressed device
and predicts consistent results in the long channel length limit, where conventional extraction
procedures [9). [10). [12]-[ 14) are also applicable. In Figs. 9.21 and 9.22 the results of RD
degradation using new and conventional method (using 9.6) are shown for 0.5Jlm and 1.5Jlm,
5V technologies respectively stressed under Isubmaxcondition. The comparison between the
two methods in Figs. 9.21 and 9.22 helps to study the impact of scaling on the channel
damage. In comparison to the totally decreasing extracted series resistance obtained using
conventional methodologies for short channel devices reported in Chapter 7, it is seen that for
longer channel lengths both the methods give approximately similar degradation behaviour
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for short stress time. For longer stress time (> lOs) the deviation in Ro degradation using the
two methods is more for the shorter of the two channel lengths.
Stress: I........ V;=7V
1
O.5J.lm.5V
-0- New Method
-- Conventional
10
Time (s)
Fig. 9.21 Results of drain series resistance degradations obtained using new method (9.20) and
conventional approach without modified universal mobility model for 0.5~m 5V technology, stressed
at I............V t=7V.
This behaviour is consistent with the fact that as the channel length is increased, the peak
electric field is reduced. causing lesser damage in the channel region. This leads to a lesser
shift in universal model parameter aoe-C.1Nil in (9.20) from the corresponding unstressed
values. For short stress time the amount of degradation in channel region is small as
compared to spacer region because of the better gate oxide quality than the spacer oxide.
Consequently. the deviation in universal model parameter of the damaged channel region is
insignificant to affect Rso extraction.
As the stress time is increased. the larger damage in the channel region starts to affect the
universal model behaviour. So for O.5J.U1ldevice in Fig. 9.21 because of its shorter channel
length. the difference in Ro degradation obtained using the two methods is more because of
the greater channel damage. In contrast the longer channel device (l.5J.lm) in Fig. 9.22 shows
a closer match in Ro degradation obtained with the two methods.
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10
1.5t&m, 5V
-- New Method
-- Conventional
1~ __ ~~~~~rn~~~~~~~~~
1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~ 1~
Tlme(s)
Fig. 9.22 Results of drain series resistance degradations obtained using new method (9.20) and
conventional approach conventional approach without modified universal mobility model for 1.5J.lm.
SV technology. stressed at I...._. V.r=7V.
9.7 Limitation of the New Methodology
Although the new method has been shown to successfully quantify the channel and spacer
damages. the method does have its own limitation. The drawbacks associated with this
method relate to the assumption made in considering the channel region as being uniformly
damaged and the constancy of the extent of the channel damage with stress time. However,
compared to the existing extraction methods discussed in Sec. 9.1, this limitation is only
partial. Thus. the new methodology is a more accurate representation of the localised hot
carrier damage and therefore. the extracted channel damage (8Nil) is more realistic compared
to the uniform damage assumed in existing methods, which will give lower extracted ~Nil
values. This is further supported by the results of Sec. 9.4.3 where good agreement between
calculated (using channel damage obtained by new methodology) and measured threshold
voltages.
Tbe replacement of the localised damage by uniform equivalent damage will introduce error
in the estimation of the channel charge and the resistance of the channel region. It is expected
that the exact magnitude of the mobility degradation due to non-uniform damage will be
different than that assumed for the uniformly damaged region. This can lead to errors in the
extracted and true mobility degradation. Further the method is applicable under the
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assumption that the extent (oL) of the damage in the channel region remains fixed after stress.
However in reality small variations in oL after stress time is possible [17], [19]. But as
demonstrated Sec. 9.3 this limitation only affects the extracted channel damage. Further, as
seen in Table 9.3 the variation in Sl, does not significantly affect the extracted series
resistance. Thus, despite these limitations, the method uniquely predicts the series resistance
degradation behaviour.
9.8Summary
In this Chapter, a new methodology for extraction of the series resistance and mobility
degradation after hot carrier stress, applicable to a wide range of n-MOS technologies is
presented. The methodology models the hot carrier stressed device as series combination of
undamaged and damaged channel region, along with the series source drain resistance. While
the on resistance model for undamaged channel remains unaltered, the resistance of damaged
region is modelled by considering uniform damage of fixed extent, with interface charge
dependent modified universal mobility model (presented in Chapter 8). The methodology
successfully addressed the decreasing extracted series resistance problem encountered with
conventional extraction methodology and gives a new insight into the hot carrier degradation
behaviour of deep sub-micron technologies. The application of the new method to 2V and 3V
technologies shows that series resistance degradation is an important factor in determining
device degradation behaviour. Further, it is concluded that with scaling, major degradation to
device performance is caused by channel damage and the resulting mobility degradation. The
good correlation between the calculated and the measured parameters like gm and V, verifies
the accuracy of the new method. The generality of the new method is demonstrated by the
consistent degradation behaviour obtained for different technologies with wide-ranging
channel lengths. Using the new method, the effect of device scaling on channel and spacer
region damages can be studied. It is seen that in long channel limit, the parameter
degradations extracted with new and conventional extraction methodologies give similar
results. This consistency in extraction of parameter degradation behaviours further elucidates
the generality of the new method.
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CHAPTERIO
CONCLUSIONS AND FUTURE WORK
In this Chapter the conclusions of this thesis are presented and some suggestions for future
work are made.
This thesis studies the hot carrier degradation behaviour under different stress conditions in
the range of deep submicron nMOS technologies designed for 5V, 3V and 2V operations.
The work has three main objectives: 1) To study the degradation behaviour of these
technologies under very short stress time scale, 2) To identify the roles of spacer and channel
damages in the device degradation behaviour, 3) To study the mechanisms of spacer
degradation, and 4) To develop a technique based on linear region characterisation enabling
the roles of spacer and channel damages to be quantified through the series resistance and
mobility degradation; and study the role of device scaling on the damage in channel and
spacer regions.
10.1 Conclusions
(i) The hot carrier degradation of these technologies shows technology dependent two-
stage degradation behaviour with early stage lasting up to lOOms. The degradation in
the early stage is found to be maximum for 5V technology and successively decreases
going down from 3V to 2V technologies. A model based on the series resistance
degradation due to the damage in the spacer region in the early stage and the damage
in the channel region in long term power law regime explains degradation behaviour
well.
(ii) The analysis of the damage using series resistance and mobility degradation
extraction methodology developed in Chapter 6 shows that for 5V technologies the
damage in the early stage is dominated by the increase in the series resistance. Further
it is found that the drain series resistance increase follows a two-stage evolution,
which explains the observed early stage degradation behaviour for these technologies.
In the long-term stress, the device degradation is controlled by the mobility
degradation, while the series resistance degradation tends to saturate.
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(iii) The charge pumping measurements can be used investigate the nature of the damage
in the spacer region. For the studies carried on 5V technology, it is found that under
V,-VI and lsubmu conditions the damage is dominated by interface state generation.
Under VrVd stress condition the damage to the spacer region is caused by
combination of electron trapping and interface state generation.
(iv) The application of the conventional extraction methodology, used in the analysis of
5V technologies presented in Chapter 6, to the analysis of 3V and 2V technologies,
gives decreasing extracted series resistance. This demonstrates the failure of the
conventional extraction methodologies to quantify the degradation behaviour for the
device technologies approaching quarter micron regime. It is concluded that as
channel length is reduced and operating voltage decreased the damage in the channel
region plays a more dominant role. For these technologies the greater damage in the
channel region causes a significant change in the universal mobility behaviour, which
is the underlying cause of the failure of the conventional parameter extraction
methodology of Chapter 6. This leads to a need for modelling the effect of interface
charge on the universal mobility model and for a new extraction methodology for
parameter degradation after hot carrier stress.
(v) The effect of the interface charge in the channel region on the universal mobility
behaviour can be studied using FN stress experiments. Because in this technique the
carrier tunnelling across the gate oxide cause the damage, any damage in the spacer
oxide and resulting series resistance degradation can be eliminated. It is shown using
FN stress experiments that generation of the interface charge in the gate oxide causes
the deviation in the universal mobility behaviour. This deviation in the universal
behaviour can be attributed to the effect of partially screened coulomb scattering of
the inversion layer carriers by generated interface charge. The resulting deviation in
the universal behaviour can be empirically modelled as change in universal model
parameters with interface charge. Using this approach, a modified universal mobility
model is developed, which includes interface charge dependent universal model
parameters to account for the observed deviation.
(vi) A generalised model of the hot carrier stressed device in the linear region operation
can be represented as series combination of undamaged and damaged channel region.
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While the mobility model for the unstressed channel region remains the same as that
of the unstressed device, in the damaged channel the modified universal mobiJity
model needs to be incorporated. This model forms the basis for a new extraction
procedure presented in Chapter 9. This methodology overcomes the decreasing
extracted series resistance problem associated with the conventional extraction
procedure. The appJication of the new method to hot carrier stressed deep submicron
technologies shows that series resistance degradation does playa role in determining
the degradation behaviour. For 5V technologies, due to lower spacer doping and
larger spread of electric field in the spacer region, there is greater damage in the
spacer region and consequently more degradation in the series resistance is observed.
For 3V and 2V technologies, higher LDD doping causes a lesser sensitivity of the
damage in the spacer region to series resistance increase, and leads to a lower series
resistance increase, despite the damage in the spacer region. The degradation for 2V
and 3V technologies is much higher in the channel region, leading to the observation
of mobility degradation at shorter time scales as well as higher long-term degradation.
10.2 Future Work
Tbe study presented in this thesis leads into to new topics on which further research can be
undertaken. Some of the important areas are:
.(;) Nature of the Spacer Damage: using charge-pumping measurements the nature of the
damage in the spacer region under different stress conditions for 5V technologies is
studied. An independent study can be carried to verify the conclusions presented in
this study using MOS devices fabricated using same materials and processes as that of
the spacer deposition process in conventional CMOS technology. Further, as the
charge pumping measurements to investigate the spacer damage has been done on 5V
technologies, a similar work can to be carried out on 2V and 3V technologies.
(ii) The Modified Universal Mobility Model: The effect of oxide charge on the universal
behaviour and dependence of model parameters on the oxide charge was studied.
Although for the modelling purposes such a description is adequate, the modified
universal model developed in this work is largely empirical. Further research can be
undertaken to develop a model based on the detailed physical mechanisms responsible
for the reported deviation behaviour. This could be achieved, for example, by
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considering the effect of oxide charge on Coulomb scattering component of the
universal mobility alone, incorporating screening that is responsible for the observed
deviation behaviour.
(iii) Non-Uniform Channel Damage and its Stress Time Dependence: in the new
extraction methodology for the series resistance and mobility degradation, the non-
uniform damage in the channel region is treated as uniformly damaged region of fixed
length. However, in practice. the precise damage profile is non-uniform, technology
and stress condition dependent and can vary with the stress time. The methodology
can be extended to incorporate a technology-dependent non-uniform damage profile,
taking into account any variation of the extent of the damage with the stress time. This
could be achieved by laterally profiled damage distribution as function of stress time
by using charge-pumping measurements on single gate devices.
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